
- Meets EIA Standards RS-422A and RS-485<sup>†</sup> and CCITT Recommendations V.11 and X.27
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for 25-MBaud Operation in Both Serial and Parallel Applications
- Low Skew Between Devices . . . 6 ns Max
- Low Supply Current Requirements 30 mA Max
- Individual Driver and Receiver I/O Pins With Dual V<sub>CC</sub> and Dual GND
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedances . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operates From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection

#### description

The SN65ALS180 and SN75ALS180 differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet EIA Standards RS-485 and CCITT RS-422-A and recommendations V.11 and X.27.

The SN65ALS180 and SN75ALS180 combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential outputs and the receiver

#### D OR N PACKAGE (TOP VIEW)



NC-No internal connection

#### **Function Tables**

#### DRIVER


INPUT	ENABLE	OUTPUTS
D	DE	ΥZ
Н	Н	H L
L	Н	LH
X	L	z z

#### RECEIVER

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	H .
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{iD} \le -0.2 \text{ V}$	L	L
. ×	н	z
Open	lL	н Н


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

# logic symbol<sup>‡</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



<sup>†</sup> These devices meet or exceed the requirements of EIA RS485 except for the Generator Contention Test (para. 3.4.2) and the Generator Current Limit (para. 3.4.3). The applied test voltage ranges are -6 V to 8 V for the SN75ALS180 and -4.5 V to 8 V for the SN65ALS180.



## SN65ALS180, SN75ALS180 DIFFERENTIAL DRIVER AND RECEIVER PAIRS


SLLS052C - D3043, AUGUST 1987 - REVISED FEBRUARY 1992


#### description (continued)

differential inputs are connected to separate pins for greater flexibility and are designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC} = 0$ . These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN65ALS180 is characterized for operation from  $-40^{\circ}$ C to 85°C. The SN75ALS180 is characterized for operation from 0°C to 70°C.

## schematics of inputs and outputs







# SN65ALS180, SN75ALS180 DIFFERENTIAL DRIVER AND RECEIVER PAIRS

SLLS052C - D3043, AUGUST 1987 - REVISED FEBRUARY 1992

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Voltage range at any bus terminal	10 V to 15 V
Enable input voltage	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA: SN65ALS180	40°C to 85°C
SN75ALS180	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

#### recommended operating conditions

		MiN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	>
Voltage at any bus terminal (separately or common mode), V <sub>1</sub> or V <sub>1</sub> C				12	V
				-7	•
High-level input voltage, VIH	D, DE, and RE	2			٧
Low-level input voltage, VIL	D, DE, and RE			0.8	V
Differential input voltage, V <sub>ID</sub> (see Note 2)				±12	٧
High favol askes a surrent to	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μΑ
I am	Driver			60	mA
Low-level output current, lOL	Receiver			8	IIIA
Operating free-air temperature, TA	SN65ALS180	-40		85	°C
	SN75ALS180	0		70	

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A/Y with respect to the inverting terminal B/Z.

#### **DRIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONST	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	l <sub>i</sub> = -18 mA				-1.5	٧
V <sub>O</sub>	Output voltage	IO = 0		0		6	٧
VOD1	Differential output voltage	IO = 0		1.5		6	٧
IVOD2 I	Differential output voltage	R <sub>L</sub> = 100 Ω,	See Figure 1	1/2V <sub>OD1</sub> or 2§			٧
		$R_L = 54 \Omega$	See Figure 1	1.5	2.5	5	
V <sub>OD3</sub>	Differential output voltage	V <sub>test</sub> = -7 V to 12 V,	See Figure 2	1.5		5	٧
∆ V <sub>OD</sub>	Change in magnitude of differential output voltage ¶	[				±0.2	>
Voc	Common-mode output voltage	$R_L$ = 54 $\Omega$ or 100 $\Omega$ ,	See Figure 1			ا 1 ھ	>
△IVocI	Change in magnitude of common-mode output voltage¶					±0.2	٧
10	Output current	Output disabled,	V <sub>O</sub> = 12 V			1	mA
<u> </u>	Output current	See Note 3	V <sub>O</sub> = -7 V			-0.8	111/2
ΊН	High-level input current	V <sub>I</sub> = 2.4 V				20	μΑ
η <u>ι</u>	Low-level input current	V <sub>I</sub> = 0.4 V				-400	μΑ
		V <sub>O</sub> = -6 V	SN75ALS180			250	
		V <sub>O</sub> = -4 V	SN65ALS180			250	
los	Short-circuit output current#	V <sub>O</sub> = 0	All			-150	mA
		Vo = Vcc	All				
		V <sub>O</sub> = 8 V	All				
Icc	Supply current	No load	Outputs enabled		23	30	mA
+ ===	——————————————————————————————————————		Outputs disabled		19	26	

<sup>†</sup> The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER TEST CONDITI		EST CONDITIONS	MIN	TYP‡	MAX	UNIT	
t <sub>dD</sub>	Differential output delay time			3	8	13	ns
	Pulse skew (  t <sub>dDH</sub> - t <sub>dDL</sub>  )	R <sub>L</sub> = 54 Ω,	C <sub>L</sub> = 50 pF, See Figure 3		1	6	ns
t <sub>tD</sub>	Differential output transition time			3	8	13	ns
tPZH	Output enable time to high level	R <sub>L</sub> = 110 Ω,	See Figure 4		23	50	ns
tpzL	Output enable time to low level	R <sub>L</sub> = 110 Ω,	See Figure 5		19	24	ns
<sup>t</sup> PHZ	Output disable time from high level	R <sub>L</sub> = 110 Ω,	See Figure 4	1	8	13	ns
tpl.Z	Output disable time from low level	R <sub>L</sub> = 110 Ω,	See Figure 5	T	8	13	ns

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.



<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> The minimum  $V_{OD2}$  with  $100-\Omega$  load is either 1/2  $V_{OD2}$  or 2 V, whichever is greater.

<sup>¶ ∆ |</sup> VOD | and ∆ | VOC | are the changes in magnitude of VOD and VOC respectively, that occur when the input is changed from a high level to a low level.

<sup>#</sup> Duration of the short circuit does not exceed one second for this test.

NOTE 3: This applies for both power on and off; refer to EIA standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

# SN65ALS180, SN75ALS180 DIFFERENTIAL DRIVER AND RECEIVER PAIRS

SLLS052C - D3043, AUGUST 1987 - REVISED FEBRUARY 1992

#### SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V <sub>O</sub>	V <sub>oa</sub> , V <sub>ob</sub>	V <sub>oa</sub> , V <sub>ob</sub>
IV <sub>OD1</sub> I	V <sub>o</sub>	V <sub>o</sub>
VOD2	V <sub>t</sub> (R <sub>L</sub> = 100 Ω)	V <sub>t</sub> (R <sub>L</sub> = 54 Ω)
VOD3		V <sub>t</sub> (Test Termination Measurement 2)
V <sub>test</sub>		V <sub>tst</sub>
Δ V <sub>OD</sub>	$   \vee_t   -   \overrightarrow{\nabla}_t   $	$   \nabla_t   -   \overline{\nabla}_t   $
Voc	Vos	Vos
ΔIVoci	V <sub>os</sub> – V̄ <sub>os</sub>	V <sub>os</sub> − V̄ <sub>os</sub>
los	<sub>sa</sub>  ,     <sub>sb</sub>	
10	<sub>xa</sub>  ,     <sub>xb</sub>	lia, lib

#### RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
VT+	Positive-going threshold voltage	V <sub>O</sub> = 2.7 V	l <sub>O</sub> = −0.4 mA			0.2	٧
V <sub>T</sub> _	Negative-going threshold voltage	V <sub>O</sub> = 0.5 V,	I <sub>O</sub> = 8 mA	-0.2‡			٧
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> – V <sub>T</sub> )				60		mV
ViK	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	٧
Vон	High-level output voltage	V <sub>ID</sub> = -200 mV, See Figure 6	I <sub>OH</sub> = -400 μA,	2.7			٧
VoL	Low-level output voltage	V <sub>ID</sub> = -200 mV, See Figure 6	l <sub>OL</sub> = 8 mA,			0.45	٧
loz	High-impedance-state output current	V <sub>O</sub> = 0.4 V to 2.4 V	V			±20	μA
	11-1-1-1	Other input = 0 V,	V <sub>I</sub> = 12 V			1	mA
11	Line input current	See Note 4	V <sub>I</sub> = -7 V			-0.8	шд
lн	High-level enable-input current	V <sub>IH</sub> = 2.7 V				20	μА
l <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				-100	μA
ri	Input resistance			12	-		kΩ
los	Short-circuit output current	V <sub>ID</sub> = 200 mV,	V <sub>O</sub> = 0	-15		-85	mΑ
	0	Ne land	Outputs enabled		23	30	mA
ICC	Supply current	No load	Outputs disabled		19	26	ши

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT	
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	4510.4514	0 455	9	14	19	ns	
tPHL	Propagation delay time, high-to-low-level output	V <sub>ID</sub> = -1.5 V to 1.5 V, See Figure 7	V, C <sub>L</sub> = 15 pF,	9	14	19	ns	
	Skew (  tpHL-tpLH )				2	6	ns	
<sup>t</sup> PZH	Output enable time to high level	C <sub>L</sub> = 15 pF,			7	14	ns	
tPZL	Output enable time to low level		See Figure 8		7	14	ns	
tPHZ	Output disable time from high level		C[=15 pr, 3€	See Figure o		20	35	ns
tPLZ	Output disable time from low level				8	17	ns	

<sup>†</sup> All typical values are at VCC = 5 V, TA = 25°C.

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver  $V_{\mbox{\scriptsize OD}}$  and  $V_{\mbox{\scriptsize OC}}$ 





Figure 2. Driver V<sub>OD3</sub>



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .

B. CL includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms

#### PARAMETER MEASUREMENT INFORMATION




Figure 4. Driver Test Circuit and Voltage Waveforms




Figure 5. Driver Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\le$  1 MHz, 50% duty cycle,  $t_f \le$  6 ns,  $t_f \le$  6 ns,  $t_{CO} = 50 \Omega$ .

B. CL includes probe and jig capacitance.




Figure 6. Receiver VOH and VOL






Figure 7. Receiver Test Circuit and Voltage Waveforms




Figure 8. Receiver Test Circuit and Voltage Waveforms

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  7 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. C<sub>L</sub> includes probe and jig capacitance.

#### TYPICAL CHARACTERISTICS

# **DRIVER HIGH-LEVEL OUTPUT VOLTAGE** DRIVER HIGH-LEVEL OUTPUT CURRENT V<sub>CC</sub> = 5 V 4.5 TA = 25°C V<sub>OH</sub> - High-Level Output Voltage - V 3.5 3 2.5 1.5 0.5 0 0 -- 60 -- 80 -100-120IOH - High-Level Output Current - mA

DRIVER LOW-LEVEL OUTPUT VOLTAGE
vs
DRIVER LOW-LEVEL OUTPUT CURRENT




Figure 9

Figure 10

## DRIVER DIFFERENTIAL OUTPUT VOLTAGE




Figure 11

#### TYPICAL CHARACTERISTICS

# RECEIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT $V_{ID} = 0.2 V$ TA = 25°C VOH -- High-Level Output Voltage -- V V<sub>CC</sub> = 5.25 V VCC = 5 V 2 V<sub>CC</sub> = 4.75 V 0 0 -10 - 20 -30 - 40 - 50

Figure 12

# RECEIVER LOW-LEVEL OUTPUT VOLTAGE vs RECEIVER LOW-LEVEL OUTPUT CURRENT

IOH - High-Level Output Current - mA




Figure 14

# RECEIVER HIGH-LEVEL OUTPUT VOLTAGE vs




Figure 13

# RECEIVER LOW-LEVEL OUTPUT VOLTAGE

#### FREE-AIR TEMPERATURE






Figure 15

#### TYPICAL CHARACTERISTICS





NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 18. Typical Application Circuit