

T-46-07-11

533A



## 74FCT533A

### Octal Transparent Latch with TRI-STATE® Outputs

#### General Description

The 74FCT533A consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state. The 74FCT533A is the same as the 74FCT373A, except that the outputs are inverted.



FACT FCTA features undershoot correction and split ground bus for superior performance.

#### Features


- $I_{CC}$  and  $I_{OZ}$  reduced to 40.0  $\mu A$  and  $\pm 2.5 \mu A$  respectively
- NSC 74FCT533A is pin and functionally equivalent to IDT 74FCT533A
- TRI-STATE outputs for bus interfacing
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- $I_{OL} = 48 \text{ mA}$
- CMOS power levels
- 4 kV minimum ESD immunity

**Ordering Code:** See Section 8

#### Logic Symbols



#### Connection Diagram



533A

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input (Active HIGH)
$\overline{OE}$	Output Enable Input (Active LOW)
$\overline{O_0}$ - $\overline{O_7}$	Complementary TRI-STATE Outputs

Function Table

Inputs			Output
LE	$\overline{OE}$	D	$\overline{O}$
H	L	H	L
H	L	L	H
L	L	X	$\overline{O_0}$
X	H	X	Z


H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Logic(0) or logic(1) must be valid Input Level

### Functional Description

The 'FCT533A contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D<sub>n</sub> inputs enters the latches. In this condition the latches are transparent and the latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on

the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable ( $\overline{OE}$ ) input. When  $\overline{OE}$  is LOW the latch contents are presented inverted at the outputs  $\overline{O_7}$ - $\overline{O_0}$ . When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

### Logic Diagram



TL/F/10638-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Terminal Voltage with respect to GND ( $V_{TERM}$ )	
74FCTA	-0.5V to +7.0V
Temperature under Bias ( $T_{BIAS}$ )	
74FCTA	-55°C to +125°C
Storage Temperature ( $T_{STG}$ )	
74FCTA	-55°C to +125°C
DC Output Current ( $I_{OUT}$ )	120 mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT FCT circuits outside databook specifications.

### Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )	
74FCTA	4.75V to 5.25V
Input Voltage	0V to $V_{CC}$
Output Voltage	0V to $V_{CC}$
Operating Temperature ( $T_A$ )	
74FCTA	0°C to +70°C
Junction Temperature ( $T_J$ )	
PDIP	140°C

Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to +125°C.

### DC Characteristics for FCTA Family Devices

Typical values are at  $V_{CC} = 5.0V$ , 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com:  $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $+70^\circ C$ ;  $V_{HC} = V_{CC} - 0.2V$ .

Symbol	Parameter	74FCTA			Units	Conditions	
		Min	Typ	Max			
$V_{IH}$	Minimum HIGH Level Input Voltage	2.0			V		
$V_{IL}$	Maximum Low Level Input Voltage			0.8	V		
$I_{IH}$	Input High Current			5.0 5.0	$\mu A$	$V_{CC} = \text{Max}$	$V_I = V_{CC}$ $V_I = 2.7V$ (Note 2)
$I_{IL}$	Input Low Current			-5.0 -5.0	$\mu A$	$V_{CC} = \text{Max}$	$V_I = 0.5V$ (Note 2) $V_I = GND$
$I_{OZ}$	Maximum TRI-STATE Current			2.5 2.5 -2.5 -2.5	$\mu A$	$V_{CC} = \text{Max}$	$V_O = V_{CC}$ $V_O = 2.7V$ (Note 2) $V_O = 0.5V$ (Note 2) $V_O = GND$
$V_{IK}$	Clamp Diode Voltage			-0.7 -1.2	V	$V_{CC} = \text{Min}; I_{IN} = -18 \text{ mA}$	
$I_{OS}$	Short Circuit Current	-60	-120		mA	$V_{CC} = \text{Max}$ (Note 1); $V_O = GND$	
$V_{OH}$	Minimum High Level Output Voltage	2.8 $V_{HC}$ 2.4	3.0 $V_{CC}$ 4.3		V	$V_{CC} = 3V; V_{IN} = 0.2V$ or $V_{HC}; I_{OH} = -32 \mu A$	$I_{OH} = -300 \mu A$ $I_{OH} = -15 \text{ mA}$
$V_{OL}$	Maximum Low Level Output Voltage		GND GND 0.3	0.2 0.2 0.50	V	$V_{CC} = 3V; V_{IN} = 0.2V$ or $V_{HC}; I_{OL} = 300 \mu A$	$I_{OL} = 300 \mu A$ $I_{OL} = 48 \text{ mA}$

533A

### DC Characteristics for FCTA Family Devices (Continued)

Typical values are at  $V_{CC} = 5.0V$ ,  $25^{\circ}C$  ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com:  $V_{CC} = 5.0V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ;  $V_{HC} = V_{CC} - 0.2$ .

Symbol	Parameter	74FCTA			Units	Conditions	
		Min	Typ	Max			
$I_{CC}$	Maximum Quiescent Supply Current		1.0	40.0	$\mu A$	$V_{CC} = \text{Max}$ $V_{IN} \geq V_{HC}$ , $V_{IN} \leq 0.2V$ $f_i = 0$	
$\Delta I_{CC}$	Quiescent Supply Current; TTL Inputs HIGH		0.5	2.0	mA	$V_{CC} = \text{Max}$ $V_{IN} = 3.4V$ (Note 3)	
$I_{CCD}$	Dynamic Power Supply Current (Note 4)		0.25	0.45	mA/MHz	$V_{CC} = \text{Max}$ Outputs Open $\overline{OE} = GND$ $LE = V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
$I_C$	Total Power Supply Current (Note 6)		1.5	4.5	mA	$V_{CC} = \text{Max}$ Outputs Open $\overline{OE} = GND$ $LE = V_{CC}$ $f_i = 10 \text{ MHz}$ One Bit Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
			1.8	5.0		$V_{IN} = 3.4V$ $V_{IN} = GND$	
			3.0	8.0		(Note 5) $V_{CC} = \text{Max}$ Outputs Open $\overline{OE} = GND$ $LE = V_{CC}$ $f_i = 2.5 \text{ MHz}$	$V_{IN} \geq V_{HC}$ $V_{IN} \leq 0.2V$
			5.0	14.5		Eight Bits Toggling 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = GND$
$V_H$	Input Hysteresis on LE Only		200		mV		

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.

Note 6:  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$$

$I_{CC}$  = Quiescent Current

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL inputs High

$N_T$  = Number of Inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$f_i$  = Input Frequency

$N_i$  = Number of Inputs at  $f_i$

All currents are in milliamperes and all frequencies are in megahertz.

533A

**AC Electrical Characteristics:** See Section 2 for Waveforms

Symbol	Parameter	74FCTA		Units	Fig. No.	
		74FCTA				
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$	$T_A, V_{CC} = \text{Com}$ $R_L = 500\Omega$ $C_L = 50\text{pF}$			
Typ	Min	Max				
$t_{PLH}$ $t_{PHL}$	Propagation Delay $D_n$ to $\bar{O}_n$	4.0	1.5	5.2	ns	2-8
$t_{PLH}$ $t_{PHL}$	Propagation Delay LE to $\bar{O}_n$	7.0	2.0	8.5	ns	2-8
$t_{pZH}$ $t_{pZL}$	Output Enable Time	5.5	1.5	6.5	ns	2-11
$t_{pHZ}$ $t_{pLZ}$	Output Disable Time	4.0	1.5	5.5	ns	2-11
$t_s$	Set Up Time High or Low $D_n$ to LE	1.0	2.0		ns	2-10
$t_H$	HOLD Time High or Low $D_n$ to LE	1.0	1.5		ns	2-10
$t_w$	LE Pulse Width High or Low	4.0	5.0		ns	2-9

Note: Minimum limits are guaranteed but not tested on Propagation Delays

**Capacitance** ( $T_A = +25^\circ\text{C}, f = 1.0\text{MHz}$ )

Symbol	Parameter	Typ	Max	Units	Conditions
$C_{in}$	Input Capacitance	6	10	pF	$V_{IN} = 0\text{V}$
$C_{out}$	Output Capacitance	8	12	pF	$V_{out} = 0\text{V}$

Note: This parameter is measured at characterization but not tested