INCH-POUND
MIL-M-38510/22D
12 August 2005
SUPERSEDING
MIL-M-38510/22C
27 February 1989

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, BIPOLAR, HIGH-SPEED TTL, FLIP-FLOPS, MONOLITHIC SILICON

Inactive for new design after 6 September 1996.

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

- 1. SCOPE
- 1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic silicon, high speed TTL, bistable logic microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.4).
 - 1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535.
 - 1.2.1 Device types. The device types are as follows:

Device type	<u>Circuit</u>
01	Single J-K master-slave flip-flop
02	Dual J-K master-slave flip-flop
03	Dual, D-type edge-triggered flip-flop
04	Dual J-K master-slave flip-flop
05	Single J-K edge-triggered flip-flop
06	Dual J-K edge-triggered flip-flop

- 1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.
- 1.2.3 <u>Case outlines.</u> The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Α	GDFP5-F14 or CDFP6-F14	14	Flat pack
В	GDFP4-F14	14	Flat pack
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to bipolar@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://assist.daps.dla.mil.

AMSC N/A FSC 5962

1.3 Absolute maximum ratings.

Input voltage range Storage temperature ra Maximum power dissip Device types 01, 02, 0 Device types 05 and 0 Lead temperature (solo Thermal resistance, jur	ange ation per flip-flop (P _D): <u>1</u> / 03, and 04 06 dering, 10 seconds) nction-to-case (θ _{JC}):	-1.5 V dc at 12 mA to 5.5 V dc -65°C to 150°C 137 mW 210 mW +300°C (See MIL-STD-1835)
1.4 Recommended operating	g conditions.	
Supply voltage		4.5 V dc minimum to 5.5 V dc maximum
	ut voltage	
	ut voltage	0.8 V dc
Normalized fanout (each	ch output): <i>2/</i> 04, 05, and 06	10 maximum
Device type 05		20 maximum (high logic)
Case operating temper	ature range (T _C)	
Width of clock pulse, t _P		
	and 04	12 ns, minimum
7 .	06	10 ns, minimum
Width of preset or clea	•	
	04, 05, and 06	
5.		25 ns, minimum
Input setup time t _{(SETUP}		5 ((1) 1)
	and 04	
Device type 03		10 ns, minimum (high level data)
Device types 05 and 0	06	
Input hold time $t_{(\mbox{\scriptsize HOLD})}$.		

2. APPLICABLE DOCUMENTS

2.1 <u>General.</u> The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

 $[\]underline{1}$ / Must withstand the added P_D due to short circuit condition (e.g., I_{OS}) at one output for 5 seconds duration.

^{2/} Device will fanout in both high and low levels to the specified number of inputs of the same device type as that being tested.

2.2 Government documents.

2.2.1 <u>Specifications and standards.</u> The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Order of precedence.</u> In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).
- 3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.3 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.
 - 3.3.1 Case outlines. The case outlines shall be as specified in 1.2.3.
 - 3.3.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figures 1.
 - 3.3.3 <u>Truth tables.</u> The truth tables shall be as specified on figures 2.
- 3.3.4 <u>Schematic circuits</u>. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.
 - 3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).
- 3.5 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.
- 3.6 <u>Electrical test requirements.</u> The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.
 - 3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.
- 3.8 <u>Microcircuit group assignment.</u> The devices covered by this specification shall be in microcircuit group number 3 (see MIL-PRF-38535, appendix A).

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$	Device		Torr	minals (device t	vne)		Lin	nite	Unit
1631	Symbol	unless otherwise specified	types	01	02	03	04	05	06	Min	Max	Offic
High level output voltage	V _{OH}	V _{IN} = 0.8 V V _{CC} = 4.5 V I _{OH} = -500 μA	01,02							2.4		V
		$I_{OH} = -1 \text{ mA}$ $I_{OH} = -0.5 \text{ mA}$	03 04,05,06									
Low level output voltage	V _{OL}	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 20 \text{ mA}$									0.4	V
Input clamp voltage	V _{IC}	$V_{CC} = 4.5 \text{ V}$ $I_{IN} = -12 \text{ mA}$ $T_C = +25^{\circ}\text{C}$									-1.5	V
Low level input current	I _{IL1}	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = 0.4 \text{ V}$		J, K Clock	J, K Clock	D	J, K Clock	Preset J, K	J, K Clear	-1.0	-2.0	mA
Low level input current	I _{IL2}	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = 0.4 \text{ V}$	01,02, 03,04 05,06	Preset Clear	Clear	Preset Clock Clear	Preset Clear	Clock	Clock	-2.0 -2.0	-4.0 -4.8	mA
High level input current	I _{IH1}	V _{CC} = 5.5 V V _{IN} = 2.4 V	00,00	J, K	J, K	D	J, K	J, K	J, K	2.0	50	μА
High level input current	I _{IH2}	V _{CC} = 5.5 V V _{IN} = 5.5 V	01,02, 03,04	J, K	J, K	D	J, K	J, K			100	μА
			05, 06						J, K		1	mA
High level input current	I _{IH3}	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = 2.4 \text{ V}$	01,02, 03,04,05	Clear Preset	Clear	Clock Preset	Preset Clock Clear	Preset	Clock	-1	100	μΑ
High level input current	I _{IH4}	V _{CC} = 5.5 V V _{IN} = 5.5 V	06 01,02, 03,04,05	Clear Preset	Clear	Clock Preset	Preset Clock	Preset		-1	200	mA μA
High level input	I _{IH5}	V _{CC} = 5.5 V	06 01,02	Clock	Clock		Clear		Clock		100	mA
current	IIH5	$V_{IN} = 2.4 \text{ V}$	03	CIOCK	CIOCK	Clear					150	μA μA
			05					Clock			-1	mA
			06						Clear		100	μА
High level input	I _{IH6}	$V_{CC} = 5.5 \text{ V}$	01,02	Clock	Clock						200	μΑ
current		V _{IN} = 5.5 V	03			Clear					300	μΑ
Short circuit output current	los	V _{CC} = 5.5 V V _{IN} = 0 V	05,06					Clock	Clear	-40	-100	mA mA
1/		VIN - U V										
Supply current	I _{CC}	V _{CC} = 5.5 V	01								25	mA
			02,03,04								50	
			05								38	
			06								76	

See footnotes at end of table.

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol			Device	Lir	mits	Unit
				types	Min	Max	
Maximum clock frequency	f _{MAX}	C _L = 50 pF	Figure 4	01	20		MHz
<u>2</u> /		$R_L = 280\Omega$	Figure 6	02	20		
			Figure 8	03	28		
			Figure 11	04	20		
			Figure 13	05	30		
			Figure 15	06	30		
Propagation delay to a logical	t _{PLH1}	$C_L = 50 \text{ pF}$	Figure 3	01	2	20	ns
1 (clear or preset to output)		$R_L = 280\Omega$	Figure 5	02	"	20	
			Figure 7	03	"	27	
			Figure 10	04	"	20	
			Figure 12	05	"	28	
			Figure 14	06	"	18	
Propagation delay to a logical	t _{PHL1}	C _L = 50 pF	Figure 3	01	2	31	ns
0 (clear or preset to output)		$R_L = 280\Omega$	Figure 5	02	"	31	
			Figure 7	03	"	38	
			Figure 10	04	"	32	
			Figure 12	05	"	28	
			Figure 14	06	"	46	
Propagation delay to a logical	t _{PLH2}	C _L = 50 pF	Figure 4	01	2	28	ns
1 (clock to output)		$R_L = 280\Omega$	Figure 6	02	"	35	
			Figure 8 and 9	03	"	22	
			Figure 11	04	"	28	
			Figure 13	05	"	23	
			Figure 15	06	"	23	
Propagation delay to a logical 0 (clock to output)	t _{PHL2}	$C_L = 50 pF$	Figure 4	01	2	37	ns
		$R_L = 280\Omega$	Figure 6	02	"	42	
			Figure 8 and 9	03	"	28	
			Figure 11	04	"	36	
			Figure 13	05	"	28	
			Figure 15	06	"	28	

Not more than one output should be shorted at a time.
 f_{MAX}, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

TABLE II. Electrical test requirements.

MIL DDF 20525	Subgroup (see table III)		
MIL-PRF-38535 test requirements	Class S devices	Class B devices	
Interim electrical parameters	1	1	
Final electrical test parameters	1*, 2, 3, 7, 9, 10, 11	1*, 2, 3, 7, 9	
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 9	
Group B electrical test parameters when using the method 5005 QCI option	1, 2, 3	N/A	
Group C end-point electrical parameters	1, 2, 3	1, 2, 3	
Additional electrical subgroups for Group C periodic inspections	N/A	10, 11	
Group D end-point electrical parameters	1, 2, 3	1, 2, 3	


^{*}PDA applies to subgroup 1.

4. VERIFICATION

- 4.1 <u>Sampling and inspection.</u> Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening.</u> Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:
 - a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
 - c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

- 4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.
- 4.4 <u>Technology Conformance Inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).
- 4.4.1 <u>Group A inspection.</u> Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 shall be omitted.
 - 4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.
- 4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Subgroups 3 and 4 shall be added to the group C inspection requirements for class C devices and shall consist of the tests, conditions, and limits specified for subgroups 10 and 11 of group A. The sample size series number shall be 5 (45 devices accept on 0).
 - c. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.4 <u>Group D inspection.</u> Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.
 - 4.5 Methods of inspection. Methods of inspection shall be as specified and as follows:
- 4.5.1 <u>Voltage and current.</u> All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.

DEVICE TYPE 01



DEVICE TYPE 02





FIGURE 1. Terminal connections.

DEVICE TYPE 03



DEVICE TYPE 04 CASES E AND F




FIGURE 1. Terminal connections - Continued.

DEVICE TYPE 05




FIGURE 1. <u>Terminal connections</u> - Continued.

Device type 01

Truth table				
1	t _{n+1}			
J	K	Q		
L	L	Qn		
L	Н	L		
Н	L	Н		
Н	Н	- Qn		

Positive logic: Low input to preset sets Q to high level.

Low input to clear sets Q to low level.

Preset and clear are independent of clock.

NOTES:

1.
$$J = J1 \cdot J2 \cdot J3$$

2.
$$K = K1 \cdot K2 \cdot K3$$

- 3. tn = Bit time before clock pulse.
- 4. tn+1 = Bit time after clock pulse.

Device type 02						
Truth table Each flip-flop						
1	t _n t _{n+1}					
J	K	Q				
L	L	Qn				
L	Н	L				
Н	L	Н				
Н	Н	Qn				

Positive logic: Low input to clear sets Q to low level.

Clear is independent of clock.

- 1. tn = Bit time before clock pulse.
- 2. tn+1 = Bit time after clock pulse.

FIGURE 2. Truth table.

Device type 03					
	Truth table	;			
	Each flip-flo	р			
t _n	t _n .	+1			
Input D	Output Q	Output Q			
L	L	Н			
H H L					

Positive logic: Low input to preset sets Q to high level.

Low input to clear sets Q to low level.

Preset and clear are independent of clock.

NOTES:

1. tn = Bit time before clock pulse.

2. tn+1 = Bit time after clock pulse.

Device type 04			
	Truth table)	
	Each flip-flo	р	
1	^t n	t _{n+1}	
J	K	Q	
L	L	Qn	
L	L H		
Н	Н		
Н	Н	_ Q n	

Positive logic: Low input to preset sets Q to high level.

Low input to clear sets Q to low level.

Preset and clear are independent of clock.

NOTES:

1. tn = Bit time before clock pulse.

2. tn+1 = Bit time after clock pulse.

FIGURE 2. Truth table - Continued.

Device type 05

Truth table				
1	t _{n+1}			
J	K	Q		
L	L	Qn		
L	Н	L		
Н	L	Н		
Н	Н	- Qn		

Positive logic: Low input to preset sets Q to high level. Preset is independent of clock.

NOTES:

1.
$$J = (J1A \cdot J1B) + (J2A \cdot J2B)$$

2.
$$K = (K1A \cdot K1B) + (K2A \cdot K2B)$$

- 3. tn = Bit time before clock pulse.
- 4. tn+1 = Bit time after clock pulse.


Device type 06

Truth table Each flip-flop				
t _n t _{n+1}				
J	K	Q		
L	L	Qn		
L	Н	L		
Н	L	н		
Н	Н	_ Qn		

Positive logic: Low input to preset sets Q to high level. Clear is independent of clock.


- 1. tn = Bit time before clock pulse.
- 2. tn+1 = Bit time after clock pulse.

FIGURE 2. Truth table - Continued.



- 1. Clear or preset inputs dominate regardless of the state of clock or J-K inputs.
- 2. Clear or preset input pulse characteristics: Vgen = 3 V, t_0 = t_1 = 7 ns, $t_P(\text{clear})$ = $t_P(\text{preset})$ = 20 ns, PRR = 1 MHz, $Z_{OUT} \approx 50\Omega$.
- 3. C_L = 50 pF ±5% (C_L includes probe and jig capacitance).
- 4. $R_L = 280 \Omega \pm 5\%$.
- 5. All diodes are 1N3064, or equivalent.
- When testing clear to output switching, preset input shall have a negative pulse.
 When testing preset output switching, clear shall have a negative pulse (see table III).

FIGURE 3. Clear and preset switching test circuit and waveforms for device type 01.



VOLTAGE WAVEFORMS

t_{PHL2}. t_{PLH2}. VOL

 v_{OH}

1.5 V V_{OL}


NOTES:


- 1. Clock input pulse characteristics for t_{PLH} , t_{PHL} (clock to output), Vgen = 3 V, t_0 = t_1 = 7 ns, $t_P(clock)$ = 20 ns, PRR = 1 MHz. All J and K inputs are at 2.4 V. When testing t_{MAX} the clock input characteristics are Vgen = 3 V, t_1 = t_0 = 3 ns, $t_P(clock)$ = 20 ns, t_0 = 25 MHz for subgroup 9 and t_0 = 20 MHz for subgroups 10 and 11.
- 2. $J = J1 \cdot J2 \cdot J3$; and $K = K1 \cdot K2 \cdot K3$.

Q OR Q OUTPUT

- 3. All diodes are 1N3064, or equivalent.
- 4. $C_L = 50 \text{ pF} \pm 5\%$ (C_L includes probe and jig capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.

FIGURE 4. Synchronous switching test circuit for device type 01.






VOLTAGE WAVEFORMS


- 1. Clear inputs dominate regardless of the state of clock or J-K inputs.
- 2. Clear input pulse characteristics: Vgen = 3 V, t_0 = t_1 = 7 ns, t_P (clear) = 25 ns, PRR = 1 MHz.
- 3. All diodes are 1N3064, or equivalent.
- 4. $C_L = 50 \text{ pF} \pm 5\%$ (including jig and probe capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.
- 6. Clock input pulse characteristics: Vgen = 3 V, $t_P(clock) \ge 20$ ns, PRR = 1 MHz.


FIGURE 5. Clear switching test circuit and waveforms for device type 02.



- 1. Clock input pulse characteristics for t_{PLH} , t_{PHL} (clock to output), Vgen = 3 V, t_0 = t_1 = 7 ns, $t_P(clock)$ = 25 ns, PRR = 1 MHz. All J and K inputs are at 2.4 V. When testing t_{MAX} the clock input characteristics are Vgen = 3 V, t_1 = t_0 = 3 ns, $t_P(clock)$ = 25 ns, t_0 = 23 MHz for subgroup 9 and t_0 = 20 MHz for subgroups 10 and 11.
- 2. All diodes are 1N3064, or equivalent.
- 3. $C_L = 50 \text{ pF} \pm 5\%$ (including jig and probe capacitance).
- 4. $R_L = 280 \Omega \pm 5\%$.


FIGURE 6. Synchronous switching test circuit for device type 02.





- 1. Clear or preset inputs dominate regardless of the state of clock or D inputs.
- 2. All diodes are 1N3064, or equivalent.
- 3. Clear or preset input pulse characteristics: Vgen = 3 V, $t_0 \le 7$ ns, $t_P(\text{clear}) = t_P(\text{preset}) = 25$ ns, PRR = 1 MHz.
- 4. $C_L = 50 \text{ pF} \pm 5\%$ (including probe and jig capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.
- When testing clear to output switching, preset input shall have a negative pulse.
 When testing preset output switching, clear shall have a negative pulse (see table III).


FIGURE 7. Clear and preset switching test circuit and waveforms for device type 03.



VOLTAGE WAVEFORMS


- 1. Clock input pulse has the following characteristics; Vgen = 3 V, t_0 = $t_1 \le 7$ ns, t_P (clock) = 20 ns, PRR = 1 MHz. When testing t_{MAX} , t_0 = 3 MHz for subgroup 9 and t_0 = 28 MHz for subgroups 10 and 11.
- 2. D input (pulse A) has the following characteristics: Vgen = 3 V, $t_0 \le 7$ ns, t_{setup} = 10 ns, t_P = 60 ns, PRR is 50% of the clock PRR. D input (pulse B) has the following characteristics: Vgen = 3 V, $t_0 = t_1 \le 7$ ns, $t_{(hold)}$ = 5 ns, t_P = 60 ns, and PRR is 50% of the clock PRR.
- 3. All diodes are 1N3064, or equivalent.
- 4. $C_L = 50 \text{ pF} \pm 5\%$ (including jig and probe capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.

FIGURE 8. Synchronous switching test circuit (high level) for device type 03.




- 1. Clock input pulse has the following characteristics; Vgen = 3 V, $t_0 = t_1 = 7 \text{ ns}$, $t_P(\text{clock}) = 20 \text{ ns}$, and PRR = 1 MHz.
- 2. D input (pulse A) has the following characteristics: Vgen = 3 V, t_0 = $t_1 \le 7$ ns, t_{setup} = 15 ns, t_P = 60 ns, PRR is 50% of the clock PRR. D input (pulse B) has the following characteristics: Vgen = 3 V, t_0 = $t_1 \le 7$ ns, $t_{(hold)}$ = 5 ns, t_P = 60 ns, and PRR is 50% of the clock PRR.
- 3. All diodes are 1N3064, or equivalent.
- 4. $C_L = 50 \text{ pF} \pm 5\%$ (including jig and probe capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.

FIGURE 9. Synchronous switching test circuit (low level) for device type 03.




- 1. Clear or preset inputs dominate regardless of the state of clock or J-K inputs.
- 2. All diodes are 1N3064, or equivalent.
- 3. Clear or preset input pulse characteristics: Vgen = 3 V, t_0 = $t_1 \le 7$ ns, $t_P(\text{clear})$ = $t_P(\text{preset})$ = 25 ns, PRR = 1 MHz and $Z_{OUT} \approx 50\Omega$.
- 4. $C_L = 50 \text{ pF } \pm 5\%$ (including jig and probe capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.
- 6. When testing clear to output switching, preset input shall have a negative pulse. When testing preset output switching, clear shall have a negative pulse (see table III).

FIGURE 10. Clear and preset switching test circuit and waveforms for device type 04.




- 1. Clock input pulse characteristics for t_{PLH} , t_{PHL} (clock to output), Vgen = 3 V, t_0 = t_1 = 7 ns, $t_P(clock)$ = 25 ns, PRR = 1 MHz. All J and K inputs are at 2.4 V. When testing t_{MAX} the clock input characteristics are Vgen = 3 V, t_1 = t_0 = 3 ns, $t_P(clock)$ = 25 ns, t_1 = 23 MHz for subgroup 9 and t_1 = 20 MHz for subgroups 10 and 11
- 2. All diodes are 1N3064, or equivalent.
- 3. $C_L = 50 \text{ pF} \pm 5\%$ (including jig and probe capacitance).
- 4. $R_L = 280 \Omega \pm 5\%$.

FIGURE 11. Synchronous switching test circuit for device type 04.




- 1. Preset inputs dominate regardless of the state of clock or J-K inputs.
- 2. Preset input pulse characteristics: Vgen = 3 V, t_0 = t_1 = 7 ns, $t_P(preset)$ = 16 ns, PRR = 1 MHz and $Z_{OUT} \approx 50 \ \Omega$.
- 3. Clock input pulse characteristics: Vgen = 3 V, t_0 = t_1 = 3 ns, PRR = 1 MHz, $Z_{OUT} \approx 50 \Omega$, and $t_P(clock) = 20$ ns.
- 4. $C_L = 50 \text{ pF} \pm 5\%$ (including jig and probe capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.
- 6. All diodes are 1N3064, or equivalent.

FIGURE 12. Preset switching test circuit and waveforms for device type 05.




- Clock input pulse characteristics for t_{PLH}, t_{PHL} (clock to output), Vgen = 3 V, t₀ = t₁ = 7 ns, t_P(clock) = 20 ns, PRR = 1 MHz. When testing f_{MAX} the clock input characteristics are Vgen = 3 V, t₁ = t₀ = 3 ns, t_P(clock) = 10 ns, f = 36 MHz for subgroup 9 and f = 30 MHz for subgroups 10 and 11. All J and K inputs are at 2.4 V.
- 2. $J = (J1A \cdot J1B) + (J2A \cdot J2B)$ and $K = (K1A \cdot K1B) + (K2A \cdot K2B)$.
- 3. All diodes are 1N3064, or equivalent.
- 4. $C_L = 50 \text{ pF} \pm 5\%$ (including jig and probe capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.
- 3. J and K input characteristics for t_{PHL} and t_{PLH} are Vgen = 3 V, rise and fall times 10 ns maximum, and PW = 20 ns. See table III for which t_{setup} to use.
- For test 84, 85, 86, and 87 (high low temperature) the t_{setup} value shown above should be increased from 10 and 13 ns to 15 and 20 ns respectively.

FIGURE 13. Synchronous switching test circuit for device type 05.



- 1. Clear inputs dominate regardless of the state of clock or J-K inputs.
- 2. Clear input pulse characteristics: Vgen = 3 V, t_0 = t_1 = 7 ns, t_P (clear) = 16 ns, PRR = 1 MHz and $Z_{OUT} \approx 50 \Omega$.
- 3. Clock input pulse characteristics: Vgen = 3 V, t_0 = t_1 = 3 ns, PRR = 1 MHz and t_P (clock) = 20 ns minimum.
- 4. $C_L = 50 \text{ pF} \pm 5\%$ (including jig and probe capacitance).
- 5. $R_L = 280 \Omega \pm 5\%$.
- 6. Apply clock pulse F or G as required by table III.

FIGURE 14. Clear switching test circuit and waveforms for device type 06.






FIGURE 15. Synchronous switching test circuit for device type 06.

NOTES:

- 1. Clock input pulse characteristics for t_{PLH} , t_{PHL} (clock to output), Vgen = 3 V, t_0 = t_1 = 7 ns, t_P (clock) = 20 ns, PRR = 1 MHz. When testing t_{MAX} the clock input characteristics are Vgen = 3 V, t_1 = t_0 = 3 ns, t_P (clock) = 10 ns, t_1 = 36 MHz for subgroup 9 and t_1 = 30 MHz for subgroups 10 and 11. All J and K inputs are at 2.4 V.
- 2. All diodes are 1N3064, or equivalent.
- 3. C_L = 50 pF $\pm 5\%$ (including jig and probe capacitance).
- 4. $R_L = 280 \Omega \pm 5\%$.
- 5. J and K input characteristics for t_{PHL} and t_{PLH} are Vgen = 3 V, rise and fall times 10 ns maximum, and PW = 20 ns. See table III for which t_{setup} to use.
- 6. For test 93 through 100 (high low temperature) the t_{setup} value shown above should be increased from 10 and 13 ns to 15 and 20 ns respectively.

FIGURE 15. Synchronous switching test circuit for device type 06 - Continued.

TABLE III. Group A inspection for device type 01. 1/

Subgroup	Symbol	MIL- STD-883	Cases A, B, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11		Min	Max	
			Test no.	K1	Clock	Preset	V _{CC}	Clear	NC	J1	J2	J3	Q	GND	Q	K2	K3				İ
1 T _C =25°C	V_{OH}	3006	1 2 3	0.8 V 2.0 V	A A	0.8 V	4.5 V "	2.0 V		2.0 V 0.8 V	2.0 V 0.8 V	2.0 V 0.8 V	-0.5 mA	GND "	-0.5 mA -0.5 mA	0.8 V 2.0 V	0.8 V 2.0 V	<u> </u>	2.4		v "
			4			2.0 V	u	0.8 V					-0.5 mA	es	0.0 (<u>Q</u> Q	"		u
ı	V _{OL}	3007	5 6 7 8	2.0 V 0.8 V	A A	0.8 V 2.0 V	ec ec	2.0 V 0.8 V		0.8 V 2.0 V	0.8 V 2.0 V	0.8 V 2.0 V	20 mA 20 mA	« «	20 mA	2.0 V 0.8 V	2.0 V 0.8 V	ଠାଠ ଠାଠ		0.4	"
ı	V _{IC}		9 10 11	-12 mA		2.0 V	"	0.0 V						"	20 IIIA	-12 mA	-12 mA	K1 K2 K3		-1.5	"
ı			12 13 14				u u			-12 mA	-12 mA	-12 mA		« «				J1 J2 J3		"	"
			15 16 17		-12 mA	-12 mA	"	-12 mA						« «			-	Clear Preset Clock		"	"
ı	I _{IL1}	3009	18 19 20 21	GND " 0.4 V	4.5 V	В	5.5 V "	B "		0.4 V 4.5 V 4.5 V GND	4.5 V 0.4 V 4.5 V GND	4.5 V 4.5 V 0.4 V GND		" "		GND " 4.5 V	GND " 4.5 V	J1 J2 J3 K1	-1.0 "	-2.0 "	mA "
ı			22 23 24	4.5 V "	" " 0.4 V	"	u u			4.5 V	4.5 V	4.5 V		u		0.4 V 4.5 V	4.5 V 0.4 V 4.5 V	K2 K3 Clock	"	« «	"
ŀ	I _{IL2}		25 26	ш	0.4 V 4.5 V	0.4 V	u	В		u	u	u		u		u	"	Clock Preset	-2.0	-4.0	"
	I _{IH1}	3010	27 28		4.5 V GND		u	0.4 V GND		2.4 V	GND	GND		"				Clear J1	-2.0	-4.0 50	μ Α
			29 30 31 32 33	2.4 V GND GND	« «	GND "	u u	66		GND GND	2.4 V GND	GND 2.4 V		« «		GND 2.4 V GND	GND GND 2.4 V	J2 J3 K1 K2 K3		ec ec	66
ı	I _{IH2}		34 35 36 37	5.5 V	и и	GND	ec ec	GND "		5.5 V GND GND	GND 5.5 V GND	GND GND 5.5 V		« «		GND	GND	J1 J2 J3 K1		100	« «
			38 39	GND GND	u	"	u	0.414		ONE	ONE	ONE		u		5.5 V GND	GND 5.5 V	K2 K3		u	"
	I _{IH3}		40 41	GND	u	2.4 V	u	2.4 V		GND	GND	GND		"		GND	GND	Clear Preset		"	"
	I _{IH4}		42 43 44	GND GND	2.4 V	5.5 V	и	5.5 V GND		GND "	GND "	GND "		u		GND	GND	Preset Clear Clock		200 200 100	и
	I _{IH5}		44 45 46	"	2.4 V 2.4 V 5.5 V	GND	u	GND		u	u	u		u		"	" "	CIOCK "		100	"
	IIH6		47	u	5.5 V 5.5 V	GND	"	טויט		66	u	u		u		"	u	"		200	и

See footnotes at end of device type 01.

TABLE III. Group A inspection for device type 01 – Continued. 1/

Subgroup	Symbol	MIL- STD-883	Cases A, B, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11		Min	Max	l
			Test no.	K1	Clock	Preset	V_{CC}	Clear	NC	J1	J2	J3	Q	GND	Q	K2	K3				
1	Ios	3011	48	4.5 V	GND	GND	5.5 V			4.5 V	4.5 V	4.5 V		GND	GND	4.5 V	4.5 V	<u>Q</u> Q	-40	-100	mA
T _C =+25°C		3005	49 50	4.5 V GND	u	GND	"	GND		4.5 V GND	4.5 V GND	4.5 V GND	GND	"		4.5 V GND	4.5 V GND		-40	-100 25	u
	I _{cc}	3005	50 51	GND	u	GND	"	GND		GND	GND	GND		"		GND	GND	V _{cc} V _{cc}		25 25	"
2	Same test	ts, termina			ts as for su	ubgroup 1,	except T _c		and V _{IC} te			0.15	l			0.15	0.15	• 66			
	Same test	ts, termina		s, and limi	ts as for su	ıbgroup 1,			nd V _{IC} test	s are omit	ted.										
7			52	В	A	В	4.5 V	В	В	В	В	В	Н	GND	Н	В	B	All		H or	
T _C =+25°C			53 54	"	"	В	"	A B	"	"	"	"	L H	"	H	"	"	outputs	а	s show	vn <u>4</u> /
<u>2</u> / <u>3</u> /			5 4 55	"	В	A "	"	A	"	"	u	"	H "	"	L "	"	"	"		"	
			56	Α	В	"	"	~	"	Α	Α	"	"	"	"	Α	Α	"		"	
			57	"	Ā	"	"	u	"	"	"	"	"	u	"	u	"	"		"	I.
			58	"	В	"	"	u	"	"	u	"	"	u	"	"	"	44		"	
			59	"	В			u	"		B	Α	"	"	"	"	"	"		"	
			60	"	A	"	"		"	"		"	"	"	"	"		"		"	
			61 62	"	B B	"	"	u	"	В	^	"	"	"	"	"	"	"		"	
			63	"	A	"	"	u	"	"	A "	"	"	ш	44	"	u	"		"	
			64	"	В	"	"	u	u	"	u	"	"	u	44	44	u	"		"	
			65	"	В	"	"	u	"	Α	u	"	"	u	"	"	u	"		"	
			66	"	Α	"	"	u	"	"	u	"	L	u	Н	"	"	44		"	
			67	"	В	"	"	u	44	44	u	"	"	"	u	"	В	"		44	I.
			68	"	В	"	"		"	"		"			"			"		"	
			69 70	"	A B	"	"	"	"	"	"	"	"	"	"	 D	A	"		"	
			70	"	В	"	"	"	"	"	"	"	"	"	"		~	66		"	
			72	"	Ā	"	"	u	"	"	u	"	"	"	"	"	"	"		"	
			73	"	В	"	"	u	"	"	u	"	"	"	"	Α	"	u		"	
			74	В	В	"	"	u	"	"	u	"	"	"	"	"	"	"		"	
			75	"	Α	"	"	"	"	"	"	"	"	"	"	"	"	"		"	
			76		В	"	"		"	"		"	"	"	"	"		"		"	
			77 78	Α "	B A	"	"	u	"	"	u	"	"	"	"	"	"	"		"	
			70 79	"	В	"	"	u	"	"	u	"	"	"	L	u	u	"		"	
8 <u>2</u> / <u>3</u> /	Same test	ts, termina		s, and limi	ts as for su	ıbgroup 7,	except T _C	= +125°C	and -55°C	.											
9	f_{MAX}	(Fig. 4)	80	2.4 V	IN	5.0 V	5.0 V	5.0 V		2.4 V	2.4 V	2.4 V		GND	OUT	2.4 V	2.4 V	Q	25		MHz
T _C =+25°C	<u>5</u> /		81	u	IN	5.0 V	u	5.0 V		"	и	u	OUT	u		ű	"	Q	25		MHz
	t _{PLH1}	3003	82	"	2.4 V	J	"	IN		"	u	u	OUT	"		"	"	Clear to Q	2	15	ns
		(Fig. 3)	83	"	"	IN	"	J		"	u	"		u	OUT	"	"	Preset to Q	"	15	ű
	t _{PHL1}		84 85	"	"	J IN	"	IN .I		"	"	"	OUT	"	OUT	"	"	Clear to Q_ Preset to Q	"	26 26	"
F		3003	86	"	IN	5.0 V	"	5.0 V		"	u	"	OUT	u		ű	u	Clock to Q	и	23	u
	t _{PLH2}	(Fig. 3)	87	"	"	3.0 V	"	3.0 v		"	u	"	001	u	OUT	"	"	Clock to Q	"	23	u
	t _{PHL2}	,g. 5)	88	"	"	"	"	"		"	"	"		"	OUT	u	"	Clock to Q	u	29	"
	VPHL2		89	"	u	"	"	u		"	u	"	OUT	"	001	"	"	Clock to Q	"	29	"

See footnotes at end of device type 01.

TABLE III. Group A inspection for device type 01 – Continued. 1/

Subgroup		MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	9	12	13	14	2	1	3	4	5	6	7	8	10	11		Min	Max	ĺ
			Test no.	K1	Clock	Preset	V _{cc}	Clear	NC	J1	J2	J3	Q	GND	Q	K2	K3				
10 T _C =+125°C	f _{MAX}	(Fig. 4)	90 <u>5</u> / 91 <u>5</u> /	2.4 V	IN "	5.0 V	5.0 V	5.0 V		2.4 V	2.4 V	2.4 V	OUT	GND "	OUT	2.4 V	2.4 V	ga	20 20		MHz MHz
	t _{PLH1}	3003 (Fig. 3)	92 93	"	2.4 V	J IN	u	IN J		"	u	u	OUT	u	OUT	"	"	Clear to Q Preset to Q	2	20 20	ns "
	t _{PHL1}		94 95	u	u	J IN	u	IN J		u	u	u	OUT	u	OUT	u	и	Clear to Q_ Preset to Q	u	31 31	er er
	t _{PLH2}	(Fig. 3)	96 97	"	IN "	5.0 V	u	5.0 V		"	u	u	OUT	u	OUT	"	"	Clock to Q Clock to Q	66	28 28	u
	t _{PHL2}		98 99	"	u	u	u	u		"	u	u	OUT	u	OUT	u	"	Clock to Q Clock to Q	"	37 37	u

- A = Normal clock pulse.
- B = Momentary GND, then 4.5 V.
- J = Input pulse $t_p \ge 100$ ns, PRR = 1 MHz, V_{OL} = 0 V, V_{OH} = 4.5 V.
- 1/ Terminal conditions (pins not designated may be H > 2.0 V, or L \leq 0.8 V, or open).
- 7/ Tests shall be performed in sequence.
- Input voltages shown are: A = 2.0 V minimum and B = 0.8 V maximum.
 - Output voltages shall be either: H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or H ≥ 1.5 V and L ≤ 1.5 V when using a high speed checker single comparator.
 - 5/ f_{MAX}, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

TABLE III. Group A inspection for device type 02. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lir	mits	Unit
		method	Case C	1	2	3	4	5	6	7	8	9	10	11	12	13	14		Min	Max	l
			Test no.	Clock 1	Clear 1	K1	V_{cc}	Clock 2	Clear 2	J2	Q2	Q2	K2	GND	Q1	Q1	J1				l
1 T _C =+25°C	V _{OH}	3006	1 2 3 4 5	A A	0.8 V	0.8 V 2.0 V	4.5 V	A A	0.8 V	2.0 V 0.8 V	-0.5 mA -0.5 mA	-0.5 mA	0.8 V 2.0 V	GND " "	-0.5 mA	-0.5 mA -0.5 mA	2.0 V 0.8 V	Q1 Q1 Q1 Q2 Q2 Q2	2.4		V " "
	V _{OL}	3007	7 8 9 10 11	A A	0.8 V	2.0 V 0.8 V	66 66 66 66	A A	0.8 V	0.8 V 2.0 V	20 mA	20 mA 20 mA	2.0 V 0.8 V	« « «	20 mA 20 mA	20 mA	0.8 V 2.0 V	Q1 Q1 Q1 Q1 Q2 Q2 Q2		0.4	ec ec
	V _{IC}		13 14 15 16 17 18 19 20	-12 mA	-12 mA	-12 mA	66 66 66 66 66 66 66	-12 mA	-12 mA	-12 mA			-12 mA	« « « « « « « « «			-12 mA	J1 J2 K1 K2 Clear 1 Clock 1 Clear 2 Clock 2		-1.5	
	I _{IL1}	3009	21 22 23 24 25 26	2/ 2/ 0.4 V	4.5 V 4.5 V	0.4 V 4.5 V	5.5 V	<u>2</u> / <u>2</u> / 0.4 V	4.5 V 4.5 V	0.4 V 4.5 V			0.4 V 4.5 V	« « «			0.4 V 4.5 V	J1 K1 J2 K2 Clock 1 Clock 2	-1.0	-2.0 " "	mA " "
	I _{IL2}		27 28	4.5 V	0.4 V		u	4.5 V	0.4 V	4.5 V				u			4.5 V	Clear 1 Clear 2	-2.0 -2.0	-4.0 -4.0	"
	I _{IH1}	3010	29 30 31 32	GND GND	GND B	2.4 V	« «	GND GND	GND B	2.4 V			2.4 V	« «			2.4 V	J1 K1 J2 K2	-2.0	50	μ Α "
	I _{IH2}		33 34 35 36	GND GND	GND B	5.5 V	« «	GND GND	GND B	5.5 V			5.5 V	« «			5.5 V	J1 K1 J2 K2		100	"
	I _{IH3}		37 38	GND	E		u	GND	E	GND				u			GND	Clear 1 Clear 2		100 100	и
	I _{IH4}		39 40	GND	F		u	GND	F	GND				u			GND	Clear 1 Clear 2		200 200	u
	I _{IH5}		41 42	2.4 V	GND	GND	u	2.4 V	GND	GND			GND	u			GND	Clock 1 Clock 2		100 100	u
	I _{IH6}		43 44	5.5 V	GND	GND	"	5.5 V	GND	GND			GND	"			GND	Clock 1 Clock 2		200 200	"

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 - Continued. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	1	2	3	4	5	6	7	8	9	10	11	12	13	14		Min	Max	1 1
			Test no.	Clock 1	Clear 1	K1	V_{cc}	Clock 2	Clear 2	J2	Q2	Q2	K2	GND	Q1	Q1	J1				
1 T _C =+25°C	I _{os}	3011	45 46*	2.4 V	GND 4.5 V	2.4 V	5.5 V		4.5.1		0.10	ON ID		GND "	GND	GND GND	2.4 V	Q1 Q1	-40	-100	mA "
			47* 48				"	2.4 V	4.5 V GND	2.4 V	GND GND	GND	2.4 V	"				<u>Q</u> 2 Q2	"	"	"
l l	Icc	3005	49	D	4.5 V	GND	и	D D	4.5 V	4.5 V	GIND		GND	u			4.5 V	V _{CC}		50	"
2				s, and limit		ubgroup 1,	except T _c	= +125°C			nitted.	ı			ı			- 66			
			I condition:						nd V _{IC} test												
7			50	Α	В	В	4.5 V	Α	B	В	Н	L	В	GND	L	Н	В	All		H or L	
T _C =+25°C			51	A	Α	u	"	Α	Α	и	и	ű	u	и	"	ű	"	outputs	as	show	n <u>5</u> /
<u>3</u> / <u>4</u> /			52	"	"		"	В	"		"	"		"	"	"		"		"	
			53 54	^	"	Α "	"	B A	"	A "	"	"	Α "	"	"	"	A "	"		"	
			5 4 55	A B	44	u	"	В	44	u	1	н	"	"	Н		u	"		"	
			56	Ā	"	и	"	Ā	u	u	Ī	Н	u	u	Н	Ī	"	"		u	ļ
			57	"	В	u	"	"	В	"	Н	L	u	u	L	Н	"	"		"	ļ
			58	"	Α	u	"	"	Α	u	Н	L	"	"	L	Н	"	ű		"	
			59	B	Α	u		В	Α	u	L	Н	"	"	Н	L	"	"		"	
			60	"	В	"	"	"	В	"	H	L "	"	"	L "	H	"	"		"	
			61 62		A "	"	"	A	A "	"	"	"	"	"	"	"	"	"		"	
			63	A B	"	"	"	В	44	u	1	н	"	"	Н	L	"	u		"	
			64	В	"	В	"	В	u	В	u	"	В	u	"	"	В	"		u	ļ
			65	Α	"	u	"	Α	u	"	u	"	u	u	"	"	"	"		"	ļ
			66	В	"	"	"	В	"	"	"	"	"	"	"	"	"	"		"	ļ
			67	В	"	Α		В	"	Α	u	"	Α	"	"	"	A	"		"	ļ
			68	A				A								"		"			ļ
8 <u>3</u> / <u>4</u> /	Como too	to tormina	69 I condition	B and limit	to so for o	ıbarayın 7	avaant T	B - 1125°C	and -55°C	-	Н	L	-	-		-	-				
9	f _{MAX} 6/	(Fig. 6)	70	IN	is as ioi si	2.4 V	5.0 V	+125°C	anu -55°C					GND	OUT		2.4 V	O1	23		MHz
T _C =+25°C	IMAX O	(i ig. 0)	71	IN		2.4 V	3.0 V							GIND "	001	OUT	2.4 V	<u>Q</u> 1 Q1	23		"
1c23 0			72			2	"	IN		2.4 V		OUT	2.4 V	"		001	v	Q2	"		"
1 [73				"	IN		2.4 V	OUT		2.4 V	и				<u>Q</u> 2 Q2	ű		"
	t _{PLH1}	3003 (Fig. 5)	74 75	IN	IN	GND	u	IN	IN	2.4 V	OUT		GND	u		OUT	2.4 V	Clear 1 to Q1 Clear 2 to Q2	2	20 20	ns "
	t _{PHL1}		76 77	IN	IN	GND	"	IN	IN	2.4 V		OUT	GND	"	OUT		2.4 V	Clear 1 to Q1 Clear 2 to Q2	"	27 27	"
	t _{PLH2}	3003 (Fig. 6)	78 79 80	IN IN		2.4 V 2.4 V	u u	IN		2.4 V	0.17	OUT	2.4 V	u u	OUT	OUT	2.4 V 2.4 V	Clock 1 to Q1 Clock 1 to Q1 Clock 2 to Q2	"	26	"
-	t _{PHL2}		81 82 83 84 85	IN IN		2.4 V 2.4 V	u u	IN IN IN		2.4 V 2.4 V 2.4 V	OUT	OUT	2.4 V 2.4 V 2.4 V	66 66 66	OUT	OUT	2.4 V 2.4 V	Clock 2 to Q2 Clock 1 to Q1 Clock 1 to Q1 Clock 2 to Q2 Clock 2 to Q2	« «	34	« «

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 - Continued. 1/

Subgroup		MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lir	nits	Unit
		method	Case C	1	2	3	4	5	6	7	8	9	10	11	12	13	14		Min	Max	
			Test no.	Clock 1	Clear 1	K1	V _{cc}	Clock 2	Clear 2	J2	Q2	Q2	K2	GND	Q1	Q1	J1				
10 T _C =+125°C	f_{MAX}	(Fig. 6)	86 87 88 89	IN IN		2.4 V 2.4 V	5.0 V	IN IN		2.4 V 2.4 V	OUT	OUT	2.4 V 2.4 V	GND "	OUT	OUT	2.4 V 2.4 V	<u>Q</u> 1 Q1 <u>Q</u> 2 Q2	20		MHz "
	t _{PLH1}	3003 (Fig. 5)	90 91	IN	IN	GND	u	IN	IN	2.4 V	OUT		GND	u		OUT	2.4 V	Clear 1 to Q1 Clear 2 to Q2	2	20 20	ns "
	t _{PHL1}		92 93	IN	IN	GND	u	IN	IN	2.4 V		OUT	GND	u	OUT		2.4 V	Clear 1 to Q1 Clear 2 to Q2	"	31 31	"
	t _{PLH2}	3003 (Fig. 6)	94 95 96 97	IN IN		2.4 V 2.4 V	u u u	IN IN		2.4 V 2.4 V	OUT	OUT	2.4 V 2.4 V	u u u	OUT	OUT	2.4 V 2.4 V	Clock 1 to Q1 Clock 1 to Q1 Clock 2 to Q2 Clock 2 to Q2	"	35	"
	t _{PHL2}		98 99 100 101	IN IN		2.4 V 2.4 V	и и и	IN IN		2.4 V 2.4 V	OUT	OUT	2.4 V 2.4 V	и и и	OUT	OUT	2.4 V 2.4 V	Clock 1 to Q1 Clock 1 to Q1 Clock 2 to Q2 Clock 2 to Q2	"	42	"

- A = Normal clock pulse.
- B = Momentary GND, then 4.5 V.
- D = Momentary 4.5 V, then GND.
- E = Momentary GND, then 2.4 V.
- F = Momentary GND, then 5.5 V.
- Test time limit ≥ 100 ns.
- 1/2 Terminal conditions (pins not designated may be H \ge 2.0 V, or L \le 0.8 V, or open). 1/2 Input shall be one normal clock pulse, then 4.5 V. 1/2 Tests shall be performed in sequence.

- $\frac{4}{}$ Input voltages shown are: A = 2.0 V minimum and B = 0.8 V maximum.
- 5/ Output voltages shall be either: H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator, or H ≥ 1.5 V and $L \le 1.5 \text{ V}$ when using a high speed checker single comparator.
- 6/ f_{MAX}, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

TABLE III. Group A inspection for device type 03. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin		Unit
		method	Case C	3	2	1	14	13	12	11	10	9	8	7	6	5	4		Min	Max	
			Test no.	Clock 1	D1	Clear 1	V_{CC}	Clear 2	D2	Clock 2	Preset 2	Q2	Q2	GND	Q1	Q1	Preset 1				
1 T _c =+25°C	V _{OH}	3006	1 2 3 4 5 6 7 8	A	2.0 V 0.8 V	0.8 V 2.0 V	4.5 V " " " "	0.8 V 2.0 V	2.0 V 0.8 V	A A	2.0 V 0.8 V	-1mA -1mA	-1mA -1mA	GND " " " "	-1mA -1mA	-1mA -1mA	2.0 V 0.8 V	ପ୍ରୀ ପ୍ରପ୍ର ପ୍ରପ୍ର ପ୍ରଧ ପ୍ରଧ	2.4 " " " " " "		W
	V _{OL}	3007	9 10 11 12 13 14 15	A A	2.0 V 0.8 V	0.8 V 2.0 V	44 44 44 44 44 44 44 44 44 44 44 44 44	0.8 V 2.0 V	2.0 V 0.8 V	A A	2.0 V 0.8 V	20 mA 20 mA	20 mA 20 mA	66 66 66 66 66	20 mA	20 mA 20 mA	2.0 V 0.8 V	Q1 Q1 Q1 Q1 Q2 Q2 Q2 Q2		0.4	66 66 66 66 66 66
	V _{IC}		17 18 19 20 21 22 23 24	-12 mA	-12 mA	-12 mA	u u u u	-12 mA	-12 mA	-12 mA	-12 mA			66 66 66 66 66 66			-12 mA	D1 Clock 1 Clear 1 Preset 1 D2 Clock 2 Clear 2 Preset 2		-1.5 " " "	66 66 66 66 66 66 66 66 66 66 66 66 66
	I _{IL1}	3009	25 26 27	4.5 V GND	0.4 V GND	4.5 V 4.5 V	5.5 V "	4.5 V	0.4 V	4.5 V	GND			"			GND 0.4 V	D1 D2 Preset 1	-1.0	-2.0 "	mA "
<u>-</u>	I _{IL2}		28 29 30 CKT A,C 30 CKT B 31 32 CKT A,C 32 CKT B	0.4 V 4.5 V 0.8 V	GND 4.5 V 4.5 V	4.5 V 0.4 V 0.4 V	u u u u	4.5 V 4.5 V 0.4 V 0.4 V	GND GND 4.5 V 4.5 V	0.4 V 4.5 V 0.8 V	GND GND 4.5 V			66 66 66 66 66			GND GND 4.5 V	Preset 2 Clock 1 Clear 1 Clear 1 Clock 2 Clear 2 Clear 2	-2.0 -3.0 -1.0 -2.0 -3.0 -1.0	-4.0 -6.0 -4.0 -4.0 -6.0 -4.0	" " " "
	I _{IH1}	3010	33 34	4.5 V	2.4 V	GND	u	GND	2.4 V	4.5 V	4.5 V			u			4.5 V	D1 D2		50 50	μ A "
	I _{IH2}		35 36	4.5 V	5.5 V	GND	u	GND	5.5 V	4.5 V	4.5 V			"			4.5 V	D1 D2		100	u
	I _{IH3}		37 38 39 40	2.4 V B	4.5 V 4.5 V	GND 4.5 V	и и и	GND 4.5 V	4.5 V 4.5 V	2.4 V B	4.5 V 2.4 V			"		_	4.5 V 2.4 V	Clock 1 Preset 1 Clock 2 Preset 2		и и	u u
	I _{IH4}		41 42 43 44	5.5 V B	4.5 V 4.5 V	GND 4.5 V	и и и	GND 4.5 V	4.5 V 4.5 V	5.5 V B	4.5 V 5.5 V			"			4.5 V 5.5 V	Clock 1 Preset 1 Clock 2 Preset 2		200	и и
	I _{IH5}		45 46	В	GND	2.4 V	u	2.4 V	GND	В	4.5 V			u			4.5 V	Clear 1 Clear 2		150 150	u
	I _{IH6}		47 48	В	GND	5.5 V	"	5.5 V	GND	В	4.5 V			u			4.5 V	Clear 1 Clear 2		300 300	"

See footnotes at end of device type 03.

TABLE III. Group A inspection for device type 03 - Continued. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	3	2	1	14	13	12	11	10	9	8	7	6	5	4		Min	Max	
			Test no.	Clock 1	D1	Clear 1	V_{cc}	Clear 2	D2	Clock 2	Preset 2	Q2	Q2	GND	Q1	Q1	Preset 1				
1	Ios	3011	49				5.5 V							GND		GND	GND	<u>0</u> 1 01	-40	-100	mA
T _C =+25°C			50 51			GND	"				GND	GND		"	GND			Q1	"	"	"
			51 52				"	GND			GND	GND	GND	"				<u>Q</u> 2 Q2	u	u	"
1 1	Icc	3005	53	GND	GND	4.5 V	u	4.5 V	GND	GND	GND		0.12	и			GND	V _{cc}		50	u
			54	GND	GND	GND	u	GND	GND	GND	4.5 V			ű			4.5 V	V _{cc}		50	"
			conditions, ar								d.										
	Same test	s, terminal	conditions, ar		_						_			OND							
7 T _C =+25°C			55 56	B	B "	B B	4.5 V	B B	B	B	B A	Н	H "	GND "	H	H L	B A	All outputs		H or L is shown 4	1/
2/ 3/			57	u	"	A	"	A	u	u	A	Ĺ	"	u	u	l È	A	outputs "		15 5110WI1 <u>-</u>	<u>F</u> I
			58	"	"	"	"	u	"	"	В	Н	L	"	L	Н	В	u		u	
			59	A	"	"	"	"	"	A	"	"	L	"	L	"	"	u		"	
			60 61	"	 A	B	"	B B	A A	"	"	"	H	"	H	"	"	"		"	
			62	"	A "	u	"	A	A "	"	Α	1	"	"	"	l ,	Α	и		"	
			63	ű	"	Α	"	"	"	u	A	Ĺ	"	"	"	Ĺ	A	u		u	
			64	"	"	"	"	u	"	es .	В	Н	L	"	L	Н	В	"		u	
			65	"	"	"	"	"	"		Α "	"	"	"	"	"	Α "	"		"	
			66 67	B B	В	"	"	"	В	B B	"	"	"	"	"	"	"	"		"	
			68	A	"	"	"	u	"	Ä	u	1	Н	"	н	L	"	"		"	
			69	"	"	"	"	u	"	u	В	Н	L	"	L	Н	В	"		u	
			70	"	Α	В	"	В	Α	"	"	"	Н	"	Н	"	"	"		"	
			71 72	"	B	"	"	"	B	"	^		"	"	"	. "	^ "	"		"	
			72 73	"	"	Α	"	Α	"	u	Α "	<u>"</u>	"	"	u	L "	Α "	u		u	
			74	В	Α	"	"	"	Α	В	"	"	"	"	"	44	u	u		u	
			75	Α	"	"	"	u	"	Α	"	Н	L	"	L	Н	u	"		u	
			76	"	"	"	"	"	"	"	В	"	"	"	"	"	В	"		"	
			77 78	"	"	В	"	В	"	"	Α "		Н	"	Н	Ľ	Α "	"		"	
			78 79	ű	"	A	"	A	"	u	"	Ĺ	H	"	H	Ĺ	u	"		u	
			80	"	В	u	"	u	В	"	В	H	L	"	L	Н	В	u		u	
L			81	ű	В	ű	u	и	В	u	Α	Н	L	и	L	Н	Α	и		u	
			conditions, ar			oup 7, exc		125°C and	1 -55°C.	ı		1		CND		OUT	L 5 0 1/	04	25		NAL I-
9 T _C =+25°C	f _{MAX} <u>5</u> /	(Fig. 9)	82 83	IN IN	E E		5.0 V							GND "	OUT	OUT	5.0 V 5.0 V	<u>0</u> 0	35		MHz "
1 _C =+25 C	<u>5</u>		84		_		"		Е	IN	5.0 V	OUT		"	001		3.0 V	Q2	"		u
			85				"		E	IN	5.0 V	-	OUT	"				<u>Q</u> 2 Q2	"		"
	t _{PLH1}	3003	86			IN	"							"	OUT		J	Clear 1 to Q1	2	20	ns
	. =	(Fig. 7)	87			J	"							"		OUT	IN	Preset 1 to Q1	"	"	"
			88				"	IN			J	OUT	OUT	"				Clear 2 to Q2	u	u	u
-		}	89				"	J			IN	OUT		"				Preset 2 to Q2	-		"
	t _{PHL1}		90 91			IN .I	"							"	OUT	OUT	J IN	Clear 1 to Q1 Preset 1 to Q1	"	32	"
			91			J	"	IN			J	OUT		"	001		IIN	Clear 2 to Q2	"	u	"
			93				"	J			IN	٠٠.	OUT	"				Preset 2 to Q2	"	u	"

See footnotes at end of device type 03.

35

TABLE III. Group A inspection for device type 03 - Continued. 1/

Subgroup	Symbol	MIL- STD-883	Cases A.B.D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	3	2	1	14	13	12	11	10	9	8	7	6	5	4		Min	Max	ł
			Test no.	Clock 1	D1	Clear 1	Vcc	Clear 2	D2	Clock 2	Preset 2	Q2	Q2	GND	Q1	Q1	Preset 1				
9	t _{Pl H2}	3003	94	IN	IN(A)	В	5.0 V							GND		OUT	5.0 V	Clock 1 to Q1	2	17	ns
T _C =+25°C		(Fig. 8)			, ,													_			1
		(Fig. 9)	95	IN	IN(A)	5.0 V	u							"	OUT		В	Clock 1 to Q1	"	"	"
		(Fig. 8)	96				u	В	IN(A)	IN	5.0 V	OUT	0.17	"				Clock 2 to Q2	"	"	u
		(Fig. 9) 3003	97 98	IN	INI/D)	5.0 V		5.0 V	IN(A)	IN	В		OUT	"		OUT	В	Clock 2 to Q2 Clock 1 to Q1	"	22	"
	t _{PHL2}	(Fig. 9)	98	IIN	IN(B)	5.0 V										001	В	Clock I to Q I		22	1
		(Fig. 8)	99	IN	IN(B)	В	u							"	OUT		5.0 V	Clock 1 to Q1	"	"	u
		(Fig. 9)	100		(2)		"	5.0 V	IN(B)	IN	В	OUT		"	00.		0.0 .	Clock 2 to Q2	"	"	"
		(Fig. 8)	101				ű	В	IN(B)	IN	5.0 V		OUT	u				Clock 2 to Q2	"	"	u
10	f_{MAX}	(Fig. 8)	102	IN	Е		ű							u		OUT	5.0 V	<u>Q</u> 1 Q1	28	"	MHz
T _C =+125°C		<u>5</u> /	103	IN	E		"		_					"	OUT		5.0 V		"		"
			104 105				u		E E	IN	5.0 V	OUT	OUT	"				<u>Q</u> 2 Q2	"	"	"
-		3003	105			IN	u		E	IN	5.0 V		OUT	"	OUT				2	27	
	t _{PLH1}	(Fig. 7)	106			IIN	"							"	001	OUT	I IN	Clear 1 to Q1 Preset 1 to Q1	<u>~</u>	<u>~</u> 1	ns "
		(1 19. 7)	108				"	IN			J.		OUT	"		001	""	Clear 2 to Q2	"	44	"
			109				"	J			IN	OUT		u				Preset 2 to Q2	"	"	u
	t _{PHL1}		110			IN	u							u		OUT	J	Clear 1 to Q1	"	38	u
			111			IN	"							"	OUT		IN	Preset 1 to Q1	"	"	"
			112				"	IN			J	OUT		"				Clear 2 to Q2	"	"	"
			113				и	J			IN		OUT	и				Preset 2 to Q2	ű	u	u
	t_{PLH2}	3003	114	IN	IN(A)	В	и							"		OUT	5.0 V	Clock 1 to Q1	"	22	u
		(Fig. 8)	115	IN	INI/A)	5.0 V	"							"	OUT		В	Clock 1 to Q1	"	"	"
		(Fig. 9) (Fig. 8)	116	IIN	IN(A)	5.0 V	"	В	IN(A)	IN	5.0 V	OUT		"	001		ь	Clock 1 to Q1	"	44	"
		(Fig. 9)	117				"	5.0 V	IN(A)	IN	3.0 V	001	OUT	"				Clock 2 to Q2	"	"	"
	t _{PHL2}	3003	118	IN	IN(B)	5.0 V	u	0.0.	(/ ./	<u> </u>				u		OUT	В	Clock 1 to Q1	"	28	u
		(Fig. 9)			()																
		(Fig. 8)	119	IN	IN(B)	В	u							u	OUT		5.0 V	Clock 1 to Q1	"	"	u
		(Fig. 9)	120				"	5.0 V	IN(B)	IN	В	OUT		"				Clock 2 to Q2	"	"	u
- 44		(Fig. 8)	121	L	l	L		В	IN(B)	IN	5.0 V		OUT	ű				Clock 2 to Q2	11	ıí	44
11	Same tes	ts, terminal	l conditions, a	nd limits a	s subgrou	p 10, exce	ot $I_{\rm C} = -58$	5°C													

A = Normal clock pulse.

B = Momentary GND, then 4.5 V.

D = Momentary 4.5 V, then GND.

E = Input D connected to \overline{Q} .

J = Input pulse $t_p \ge 100$ ns, PRR = 1 MHz, V_{OL} = 0 V, V_{OH} = 4.5 V.

- Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$, or $L \le 0.8 \text{ V}$, or open).
- Z/ Tests shall be performed in sequence.
 3/ Input voltages shown are: A = 2.0 V minimum and B = 0.8 V maximum.
- 4/ Output voltages shall be either: a. H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or b. $H \ge 1.5 \text{ V}$ and $L \le 1.5 \text{ V}$ when using a high speed checker single comparator.
- 5/ The output frequency shall be one-half of the input frequency.

GND

GND

GND

Preset 2

Clock 1

Clear 1

Preset 1

Clock 2

Clear 2

Preset 2

200

GND

GND

GND

5.5 V

GND

GND

GND

GND

GND

MIL-M-38510/22D

See footnotes at end of device type 04.

 I_{IH4}

52

53

54 55

56

57

5.5 V

GND

GND

F

GND

F

GND

GND

TABLE III. Group A inspection for device type 04 – Continued. 1/

Subgroup	Symbol	MIL- STD-	Cases E,F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Measured terminal	Lin	nits	Unit
		883 method	Test no.	Clock 1	Preset 1	Clear 1	J1	V _{CC}	Clock 2	Preset 2	Clear 2	J2	Q2	Q2	K2	GND	Q1	Q1	K1		Min	Max	
1 T _C =+25°C	Ios	3011	59** 60 61**	2.4 V 2.4 V	GND 4.5 V	4.5 V GND	2.4 V 2.4 V	5.5 V	2.4 V	GND	4.5 V	2.4 V		GND	2.4 V	GND "	GND	GND	2.4 V 2.4 V	<u>Q</u> 1 Q1 <u>Q</u> 2	-40 "	-100	mA "
-	I _{cc}	3005	62 63	GND	4.5 V	GND	GND	и	2.4 V GND	4.5 V 4.5 V	GND GND	2.4 V GND	GND		2.4 V GND	u			GND	Q2 V _{cc}	"	50	u
			64	GND	GND	4.5 V	GND	"	GND	GND	4.5 V	GND			GND	и			GND	V _{CC}	<u> </u>	50	u u
			nal conditi																				
7	Same tes	sts, termir	nal conditi 65	ons, and A	Ilmits as t	or subgro	up 1, exc	4.5 V	-55°C and	B V _{IC} tests	B are omit	tea. B	Н	Н	В	GND	Н	Н	В	All	_	H or L	
T _C =+25°C			66	"	В	A	"	4.5 V	"	В	A	"	Ľ	H	"	"	Ë	H	"	outputs		showr	
<u>2</u> / <u>3</u> /			67	"	Α	В	"	"	"	Α	В	"	Н	L	44	"	Н	L	"	"		"	_
			68	В	"	A	"	"	В	"	A	"	"	"	"	"	"	"	"	"		"	
			69 70	A B	"	"	"	"	A B	"	"	"	"	"	"	"	"	"	"	"		"	
			71	В	"	"	Α	44	В	"	"	Α	"	"	Α	"	"	"	Α	"		"	
			72	Α	"	"	"	"	Α	"	"	"	"	"	"	"	"	"	"	"		"	
			73	В	"	"	"	"	В	"	"		L	Н	"	"	L	Н	"	"		"	
			74 75	B A	"	"	B	"	B A	"	"	B	"	"	B	"	"	"	B	"		"	
			76	B	"	u	"	"	В	"	"	u	"	"	"	"	u	"	"	"		"	
			77	В	"	"	Α	"	В	"	"	Α	"	"	Α	"	u	"	Α	"		"	
			78	Α	"	"	"	"	Α	"	44	"	"	44	44	"	"	"	"	"		"	
			79	В	"	"	ű	"	В	"	ű	*A	Н	L	"	ű	Н	L	"	ű	<u> </u>	"	
8 <u>2</u> / <u>3</u> / 9		ts, termin				or subgro	up 7, exc 2.4 V		+125°C aı	nd -55°C.	ı			ı	1	GND		OUT	2.4 V	0.4			MHz
9 T _c =+25°C	t _{MAX} <u>5</u> /	(Fig. 11)	80 81	IN IN	5.0 V 5.0 V	5.0 V 5.0 V	2.4 V 2.4 V	5.0 V								GND "	OUT	001	2.4 V 2.4 V	<u>Q</u> 1 Q1	25	1	IVIHZ
1 _C =123 C	<u>u</u> ,		82		3.0 V	3.0 V	Z.7 V	"	IN	5.0 V	5.0 V	2.4 V		OUT	2.4 V	"	001		2.7 V	<u>Q</u> 2	"	1	"
			83					"	IN	5.0 V	5.0 V	2.4 V	OUT		2.4 V	"				Q2	u	<u> </u>	u
	t _{PLH1}	3003	84	2.4 V		IN	2.4 V	44								"	OUT		2.4 V	Clear 1 to Q1	2	16	ns
		(Fig. 10)		2.4 V	IN		2.4 V	"								"		OUT	2.4 V	Preset 1 to Q1	"	"	"
			86					"	2.4 V		IN	2.4 V	OUT	OUT	2.4 V	"				Clear 2 to Q2	"	"	"
	+		87 88	2.4 V		IN	2.4 V	"	2.4 V	IN		2.4 V		OUT	2.4 V	u		OUT	2.4 V	Preset 2 to Q2 Clear 1 to Q1		27	
	t _{PHL1}		89	2.4 V	IN	IIN	2.4 V 2.4 V	"								"	OUT	001	2.4 V	Preset 1 to Q1	"	"	"
			90					"	2.4 V		IN	2.4 V		OUT	2.4 V	"	00.			Clear 2 to Q2	**	"	"
			91					"	2.4 V	IN		2.4 V	OUT		2.4 V	u				Preset 2 to Q2	u	"	"
	t_{PLH2}	3003	92	IN	5.0 V	5.0 V	2.4 V	"								u	OUT	OUT	2.4 V	Clock 1 to Q1	"	24	"
		(Fig. 11)	93 94	IN	5.0 V	5.0 V	2.4 V	"	IN	5.0 V	5.0 V	2.4 V		OUT	2.4 V	"	OUT		2.4 V	Clock 1 to Q1 Clock 2 to Q2	"	"	"
			95					"	IN	5.0 V 5.0 V	5.0 V 5.0 V	2.4 V 2.4 V	OUT	001	2.4 V 2.4 V	u				Clock 2 to Q2	"	"	"
	t _{PHL2}		96	IN	5.0 V	5.0 V	2.4 V	"		J.J.,	0.0 .					и		OUT	2.4 V	Clock 1 to Q1	"	30	"
			97	IN	5.0 V	5.0 V	2.4 V	"								u	OUT		2.4 V	Clock 1 to Q1	"	"	"
			98					"	IN	5.0 V	5.0 V	2.4 V	01.17	OUT	2.4 V	"				Clock 2 to Q2	"		"
1			99	l	l			. "	IN	5.0 V	5.0 V	2.4 V	OUT	l	2.4 V					Clock 2 to Q2	"		

See footnotes at end of device 04.

39

TABLE III. Group A inspection for device type 04 – Continued. 1/

Subgroup	Symbol	MIL- STD-	Cases E,F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Measured terminal	Lin	nits	Unit
	 	883 method	Test no.	Clock 1	Preset 1	Clear 1	J1	V _{CC}	Clock 2	Preset 2	Clear 2	J2	Q2	Q2	K2	GND	Q1	Q1	K1		Min	Max	
10	f_{MAX}	(Fig. 11)	100	IN	5.0 V	5.0 V	2.4 V	5.0 V								GND			2.4 V	<u>Q</u> 1	20	1	MHz
T _C =+125°C		1	101	IN	5.0 V	5.0 V	2.4 V	"	1				1 '			"	OUT		2.4 V	<u>Q</u> 1 Q1	"	l	"
ŭ	,	1 '	102	1	1		1 '	"	IN	5.0 V	5.0 V	2.4 V	1 '	OUT	2.4 V	"	ı l			<u>Q</u> 2	"	l	"
l	'	<u> </u>	103	<u> </u>	<u> </u>		<u> </u>	"	IN	5.0 V	5.0 V	2.4 V	OUT		2.4 V	"		1		<u>Q</u> 2 Q2	"	<u> </u>	"
	t _{PLH1}	3003	104	2.4 V		IN	2.4 V	u								u	OUT		2.4 V	Clear 1 to Q1	2	20	ns
		(Fig. 10)		2.4 V	IN	""	2.4 V	"			'	'	, '		'	"		OUT		Preset 1 to Q1	"	"	"
	, '	(3,	106	'	1		1	"	2.4 V		IN	2.4 V	OUT		2.4 V	"	i I			Clear 2 to Q2	"	"	"
	, ,	1 '	107	'	'	'	1 '	"	2.4 V	IN	'	2.4 V	,	OUT	2.4 V	u	l			Preset 2 to Q2	"	"	"
	t _{PHL1}	1 '	108	2.4 V		IN	2.4 V	u		†			· ·			и		OUT	2.4 V	Clear 1 to Q1	u	32	"
	, '	1 '	109	2.4 V	IN		2.4 V	"			'	'	, '		'	"	OUT		2.4 V	Preset 1 to Q1	"	"	"
	, '	1 '	110	1 '	1		1 '	"	2.4 V		IN	2.4 V	, '	OUT	2.4 V	"	i I			Clear 2 to Q2	"	"	"
l	'	<u> </u>	111	<u> </u>	<u> </u>	<u> </u> '	<u> </u>	u	2.4 V	IN		2.4 V	OUT		2.4 V	u	<u> </u>			Preset 2 to Q2	"	"	"
	t _{PLH2}	3003	112	IN	5.0 V	5.0 V	2.4 V	u			ı	ı				u		OUT	2.4 V	Clock 1 to Q1	ш	28	"
	, '	(Fig. 11)	113	IN	5.0 V	5.0 V	2.4 V	"			'	'	, '		'	"	OUT		2.4 V	Clock 1 to Q1	"	"	"
	, '	"	114	1 '	1		1 '	"	IN	5.0 V	5.0 V	2.4 V	, '	OUT	2.4 V	"	i I			Clock 2 to Q2	"	"	"
Į	'	"	115	<u> </u>	<u> </u>		<u> </u>	u	IN	5.0 V	5.0 V	2.4 V	OUT		2.4 V	u		1		Clock 2 to Q2	"	"	"
	t _{PHL2}	"	116	IN	5.0 V	5.0 V	2.4 V	"	Γ '		Γ '	Γ '		[_ '	"	Γ I	OUT	2.4 V	Clock 1 to Q1	"	36	"
	, ,	"	117	IN	5.0 V	5.0 V	2.4 V	"	'		'	'	, '		'	"	OUT		2.4 V	Clock 1 to Q1	"	"	"
	, '	"	118	1 '	1		1 '	"	IN	5.0 V	5.0 V	2.4 V	, '	OUT	2.4 V	"	i I			Clock 2 to Q2	"	"	"
1	, '	"	119	<u> </u>	<u> </u>	·	1 '	u	IN	5.0 V	5.0 V	2.4 V	OUT		2.4 V	"	ı l			Clock 2 to Q2	"	"	"

A = Normal clock pulse.

B = Momentary GND, then 4.5 V.

E = Momentary GND, then 2.4 V.

F = Momentary GND, then 5.5 V.

** = Test time limit ≤ 100 ns.

- Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$, or $L \le 0.8 \text{ V}$, or open).
- $\begin{array}{ll} \underline{1}/ & \text{Terminal conditions (pins not designated may be H} \geq 2.0 \text{ V, or L} \leq 0.8 \text{ V,} \\ \underline{2}/ & \text{Tests shall be performed in sequence.} \\ \underline{3}/ & \text{Input voltages shown are: A = 2.0 V minimum and B = 0.8 V maximum.} \end{array}$
- 4/ Output voltages shall be either: a. H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or b. $H \ge 1.5 \text{ V}$ and $L \le 1.5 \text{ V}$ when using a high speed checker single comparator.
- 5/ f_{MAX}, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

TABLE III. Group A inspection for device type 05. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	9	10	13	14	1	2	3	4	5	6	7	8	11	11	1	Min	Max	
			Test no.	K1A	K1B	Clock	V _{CC}	J1A	J1B	J2A	J2B	Preset	Q	GND	Q	K2A	K2B				
1	V _{OH}	3006	1	0.8 V	0.8 V	A	4.5 V	2.0 V	2.0 V	2.0 V	2.0 V		-0.5 mA	GND		0.8 V	0.8 V	Q	2.4		V
T _C =+25°C	0.1		2	2.0 V	2.0 V	Α	u	0.8 V	0.8 V	0.8 V	0.8 V			"	-0.5 mA	2.0 V	2.0 V	<u>Q</u> Q	"		"
			3	2.0 V	2.0 V	2.0 V	ű	2.0 V	2.0 V	2.0 V			-0.5 mA	и		2.0 V	2.0 V	Q	"		"
	V_{OL}	3007	4	0.8 V	0.8 V	A	"	2.0 V	2.0 V	2.0 V	2.0 V	0.8 V		"	20 mA	0.8 V	0.8 V	ପାଠାଠ		0.4	"
			5 6	2.0 V 2.0 V	2.0 V	A 2.0 V	"	0.8 V	0.8 V 2.0 V	0.8 V 2.0 V	0.8 V	0.8 V	20 mA	"	20 m A	2.0 V 2.0 V	2.0 V 2.0 V	<u>Q</u>		"	"
-	V _{IC}		7	2.0 V	2.0 V	2.0 V	"	2.0 V -12 mA	2.0 V	2.0 V		U.6 V		"	20 mA	2.0 V	2.0 V	J1A		-1.5	"
	V IC		8				"	-12 1117	-12 mA					"				J1B		-1.5	"
			9				"		12	-12 mA				"				J2A		и	"
			10				"				-12 mA			"				J2B		"	"
			11	-12 mA			"							"				K1A		"	"
			12		-12 mA		"							"				K1B		"	"
			13				"							"		-12 mA	12 m ^	K2A K2B		"	"
			14 15			-12 mA	"							"			-12 mA	Clock		"	"
			16			-12 IIIA	"					-12 mA		"				Preset		"	"
	I _{IL1}	3009	17	4.5 V	4.5 V	4.5 V	5.5 V	4.5 V	4.5 V	4.5 V	4.5 V	0.4 V		u		4.5 V	4.5 V	Preset	-0.7	-2.0	mA
	-ILI		18*	"	u	<u>2</u> /	"	0.4 V	4.5 V	GND	"	4.5 V		"		"	"	J1A	"	"	"
			19*	44	"	u	"	4.5 V	0.4 V	GND	"	"		"		"	"	J1B	"	"	"
			20*	"	"	"	"	GND	4.5 V	0.4 V	"	"				"	"	J2A	"	"	"
			21*		"	451/	"	GND	"	4.5 V	0.4 V					"	"	J2B	"		"
			22 23	0.4 V 4.5 V	0.4 V	4.5 V	"	4.5 V	"	"	4.5 V	GND "		"		"	"	K1A K1B	"	"	"
			23	4.5 V	4.5 V	"	44	"	"	"	"	"		"		0.4 V	"	K2A	"	"	"
			25	"	4.5 V	"	"	"	"	"	"	"		"		4.5 V	0.4 V	K2B	"	"	"
l t	I _{IL2}		26	и	и	0.4 V	u	и	и	и	и	и		"		"	4.5 V	Clock	-2.0	-4.8	и
Ī	I _{IH1}	3010	27	"	"	GND	"	2.4 V	GND	GND	GND	"		"		"	"	J1A		50	μΑ
			28	"	"	"	"	GND	2.4 V	GND	GND	"		"		"	"	J1B		"	"
			29	"	"	"	"	"	GND	2.4 V	GND	"		"		"	"	J2A		"	"
			30		CND	"		451/	GND	GND	2.4 V			"		CND	CND	J2B		"	"
			31 32	2.4 V GND	GND 2.4 V	"	44	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V		"		GND GND	GND "	K1A K1B		"	"
			33	GIND "	GND	"	"	"	"	"	"	"		"		2.4 V	"	K2A		"	"
			34	"	GND	"	"	"	"	"	"	"		"		GND	2.4 V	K2B		"	"
	I _{IH2}		35	4.5 V	4.5 V	и	и	5.5 V	GND	GND	GND	GND		u		4.5 V	4.5 V	J1A		100	и
			36	"	"	"	u	GND	4.5 V	GND	GND	"		"		"	ű	J1B		u	"
			37	"	"	"	"	"	GND	5.5 V	GND	"		"		"	"	J2A		"	"
			38			"	"		GND	GND	5.5 V			"			"	J2B		"	"
			39	5.5 V GND	GND	"	"	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V		"		GND	GND "	K1A		"	"
			40 41	GND "	5.5 V GND	"	u	u	"	"	"	"		"		GND 5.5 V	"	K1B K2A		u	"
			42	ű	" "	"	u	u	"	"	"	"		"		GND	5.5 V	K2B		u	"
	I _{IH3}		43*	"	"	D	u	u	"	"	"	2.4 V		и		"	GND	Preset		u	"
	I _{IH4}		44*	и	ű	D	u	u	и	и	и	5.5 V		и		"	"	Preset		200	и
İ	I _{IH5}		45	"	ű	2.4 V	и	GND	GND	GND	GND	GND		и		u	"	Clock		-1	mA
ı	I _{IH6}	1	46	"	"	5.5 V	"	GND	GND	GND	GND	GND		"		u	"	Clock		1	mA

See footnotes at end of device type 05.

TABLE III. Group A inspection for device type 05. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	L	imits	Unit
		method	Case C	9	10	13	14	1	2	3	4	5	6	7	8	11	11		Min	Max	
			Test no.	K1A	K1B	Clock	Vcc	J1A	J1B	J2A	J2B	Preset	Q	GND	lα	K2A	K2B				ĺ
1	Ios	3011	47	2.4 V	2.4 V	2.4 V	5.5 V	2.4 V	2.4 V	2.4 V	2.4 V	GND	GND	GND	~	2.4 V	2.4 V	Q	-40	-100	mA
T _C =+25°C			48	2.4 V	2.4 V	2.4 V	"	2.4 V	2.4 V	2.4 V	2.4 V	2.4 V	GND	"	GND	2.4 V	2.4 V	Q	-40	-100	"
	Icc	3005	49	GND	GND	GND	и	GND	GND	GND	GND	GND		и		GND	GND	V _{CC}		38	u
2	Same tes	ts. termina	l condition:	s. and limi	ts as for su	ubaroup 1.	except To	= +125°C	and V _{i∩} te	sts are om	itted.			1							<u> </u>
3			l condition:				except T _c														
7			50	В	Α	A	4.5 V	В	A	В	Α	В	Н	GND	L	В	Α	All		H or L	
T _C =+25°C			51	u	u	Α	u	u	u	u	"	Α	u	u	u	u	"	outputs		as shown	า 5/
<u>3</u> / <u>4</u> /			52	"	"	В	"	"	"	"	"	"	"	"	"	"	"	"		"	_
			53	ű	"	Α	"	"	ű	"	"	u	u	ű	u	Α	"	"		"	
			54	u	"	В	"	"	u	"	"	u	L	"	Н	"	"	44		"	
			55	er .	es .	Α	es .	es .	er .	es .	"	"	L	u	Н	es .	"	"		"	
			56	er .	"	Α	"	es .	"	"	"	В	Н	u	L	"	"	"		"	
			57	"	"	В	"	"	"	"	"	В	"	"	"	"	"	"		"	
			58	Α	В	Α	"	"	"	"	"	Α	"	"	"	"	В	44		и	
			59	u	В	В					"						"	"		"	
			60		A	A		A									"				
			61		A	В		A					L "		H		"				
			62		В	A		В										"			
			63			В		В		-										"	
			64	"		A		A	В	A	B		"	"			"			"	
			65	"		В	"	"	В	"	"	"	"	"	"	"	"	"		"	
			66 67	u	A	A B	"	"	A	"	"	u	н	"		"	"	"		"	
			68	"	A B		u	u	B	u	^	"	H	"	-	u	^	"		"	
			69	u	, D	A B	"	"	D "	"	A "	"		и	L	"	A "	"		"	
			70	u	"	A	"	"	u	"	"	и	i -	"	H	"	"	"		"	
			71	"	"	B	"	"	"	"	"	u	H	"	l ï	"	44	"		"	
8 <u>3</u> / <u>4</u> /	Same tes	ts termina	l condition:	s and limit	ts as for si		except To	=+125°C :	and -55°C			l		1				1	<u> </u>		
9	f _{MAX} 6/	(Fig. 13)	72	2.4 V	2.4 V	IN	5.0 V	2.4 V	2.4 V	2.4 V	2.4 V	5.0 V	OUT	GND		2.4 V	2.4 V	Ω	36		MHz
T _C =+25°C		(g. 10)	73		*	"	v				- "	5.0 V	001	"	OUT			<u>Q</u> Q	36		MHz
	t _{PLH1}	3003	74	u	"	"	"	"	u	"	"	IN	OUT	ű		"	u	Preset to Q	2	23	ns
	7 6111	(Fig. 13)	75	u	"	"	"	"	u	u	u	IN		"	OUT	u	"	Preset to Q	u	23	u
	t _{PLH2}	3003	76	и	ű	ű	ű	Н	и	GND	GND		OUT	ű		GND	GND	Clock Q	и	18	ű
		(Fig. 13)	77	Н	"	"	"	2.4 V	"	"	"			"	OUT	"	"	Clock Q	"	18	ű
	t _{PHI 2}	1	78	L	"	"	"	2.4 V	и	"	"		OUT	"		"	"	Clock Q	"	23	u
1		1	79	2.4 V	"	"	"	Н	"	"	"			"	OUT	"	"	Clock Q	"	23	"

TABLE III. Group A inspection for device type 05. 1/

Subgroup		MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	L	imits	Unit
		method	Case C	9	10	13	14	1	2	3	4	5	6	7	8	11	11		Min	Max	1
			Test no.	K1A	K1B	Clock	V _{cc}	J1A	J1B	J2A	J2B	Preset	Q	GND	Q	K2A	K2B				
10	f _{MAX}	(Fig. 13)	80	2.4 V	2.4 V	IN	5.0 V	2.4 V	2.4 V	2.4 V	2.4 V	5.0 V	TUO	GND		2.4 V	2.4 V	Q	30		MHz
T _C =+125°C	<u>6</u> /		81	u	"	"	"	u	и	u	"	5.0 V		u	OUT	u	u	Q	30		MHz
	t _{PLH1}	3003	82	и	"	и	"	и	и	и	"	IN	OUT	и		u	ű	Preset to Q	2	28	ns
		(Fig. 13)	83	u	"	u	"	u	u	u	"	IN		u	OUT	"	"	Preset to Q	"	28	"
	t _{PLH2}	3003	84	и	"	"	"	Н	и	GND	GND		OUT	u		GND	GND	Clock Q	и	23	"
		(Fig. 13)	85	Н	"	u	"	2.4 V	u	u	"			u	OUT	"	"	Clock Q	"	23	u
	t _{PHL2}		86	L	"	и	"	2.4 V	и	и	"		OUT	u		u	u	Clock Q	и	28	ű
			87	2.4 V	"	"	"	M	и	и	"			"	OUT	"	ű	Clock Q	"	28	"
11	Same tests, terminal conditions, and limits as subgroup 10, except T _c =-55°C																				

A = Normal clock pulse.

42

D = Momentary 4.5 V, then GND.

 $H = t_{setup}$ waveform, see figure 13.

 $L = t_{setup}$ waveform, see figure 13.

 $M = t_{setup}$ waveform, see figure 13.

* = Duration of test should not exceed 1 second.

** = Limit duration of this test to 100 ns.

- 1/ Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$, or $L \le 0.8 \text{ V}$, or open).
- The clock Input shall be 4.5 V with a momentary low pulse, then 4.5 V 4.5 V ...
- 3/ Tests shall be performed in sequence.
- 4/ Input voltages shown are: A = 2.0 V minimum and B = 0.8 V maximum.
- Output voltages shall be either: a. H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or b. $H \ge 1.5 \text{ V}$ and $L \le 1.5 \text{ V}$ when using a high speed checker single comparator.
- 6/ f_{MAX}, minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

TABLE III. Group A inspection for device type 06. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	1	2	3	4	5	6	7	8	9	10	11	12	13	14		Min	Max	
			Test no.	Clock 1	Clear 1	K1	V_{CC}	Clock 2	Clear 2	J2	Q2	Q2	K2	GND	Q1	Q1	J1				
1 T _C =+25°C	V _{OH}	3006	1 2 3 4	D D	0.8 V	0.8 V 2.0 V	4.5 V	D		2.0 V		-0.5 mA	0.8 V	GND "	-0.5 mA	-0.5 mA -0.5 mA	2.0 V 0.8 V	<u>Q</u> 1 <u>Q</u> 1 Q1 <u>Q</u> 2	2.4		V "
			5 6				"	D	0.8 V	0.8 V	-0.5 mA -0.5 mA		2.0 V	u				<u>Q</u> 2 Q2	"		u
	V _{OL}	3007	7 8 9 10 11	D D	0.8 V	2.0 V 0.8 V	« « «	D D	0.81/	0.8 V 2.0 V	20 mA	20 mA	2.0 V 0.8 V	« « «	20 mA 20 mA	20 mA	0.8 V 2.0 V	Q1 Q1 Q1 Q2 Q2 Q2 Q2		0.4	и и и
	V _{IC}		13 14				u		0.8 V	-12 mA		20 mA		u			-12 mA	J1 J2		-1.5	u
			15 16 17		-12 mA	-12 mA	"			-12111A			-12 mA	u u				K1 K2 Clear 1		u u	"
			18 19 20	-12 mA			"	-12 mA	-12 mA					u				Clock 1 Clear 2 Clock 2		u	"
	I _{IL1}	3009	21 22** 23 24**	4.5 V <u>2</u> /	GND 4.5 V	4.5 V 0.4 V	5.5 V "	4.5 V <u>2</u> /	GND 4.5 V	0.4 V 4.5 V	GND		4.5 V 0.4 V	« «		GND	0.4 V 4.5 V	J1 K1 J2 K2	-0.7	-2.0 "	mA "
			25 26	4.5 V	0.4 V	4.5 V	u	4.5 V	0.4 V	4.5 V			4.5 V	u			4.5 V	Clear 1 Clear 2	"	u	u
	I _{IL2}		27 28	0.4 V	GND	4.5 V	u	0.4 V	GND	4.5 V			4.5 V	u			4.5 V	Clock 1 Clock 2	-2.0 -2.0	-4.8 -4.8	u
	I _{IH1}	3010	29 30 31	D GND	4.5 V GND	GND 2.4 V	"	D	4.5 V	2.4 V			GND	"			2.4 V 4.5 V	J1 J2 K1		50 "	μ A "
	I _{IH2}		32 33	D	4.5 V	GND	"	GND	GND	4.5 V			2.4 V	u			5.5 V	K2 J1		1	mA
			34 35 36	GND	GND	5.5 V	"	D GND	4.5 V GND	5.5 V 4.5 V			GND 5.5 V	u			4.5 V	J2 K1 K2		"	"
	I _{IH3}		37 38	2.4 V	GND	GND	u	2.4 V	GND	GND			GND	u			GND	Clock 1 Clock 2	-1 -1	и	u
	I _{IH4}		39 40	5.5 V	GND	GND	"	5.5 V	GND	GND			GND	"			GND	Clock 1 Clock 2		400	"
	I _{IH5}		41* 42* 43*	<u>2</u> /	2.4 V 5.5 V	4.5 V 4.5 V	"	<u>2</u> /	2.4 V	GND			4.5 V	u			GND	Clear 1 Clear 2		100 100	μA μA
	I _{IH6}		44*	<u>2</u> /	5.5 V	4.5 V	"	<u>2</u> /	5.5 V	GND			4.5 V	44			GND	Clear 1 Clear 2		1	mA mA

See footnotes at end of device type 06.

TABLE III. Group A inspection for device type 06 – Continued. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lin	nits	Unit
		method	Case C	1	2	3	4	5	6	7	8	9	10	11	12	13	14	tomman	Min	Max	İ
			Test no.	Clock 1	Clear 1	K1	V _{cc}	Clock 2	Clear 2	J2	Q2	Q2	K2	GND	Q1	Q1	J1				
1	Ios	3011	45**	2.4 V	2.4 V	2.4 V	5.5 V							GND	GND	GND	2.4 V	Q1	-40	-100	mA
T _C =+25°C			46	2.4 V	GND	2.4 V	"	0.414	0.414	0.414	ONE	0110	0.414	"		GND	24.V	Q1	"	"	"
			47** 48				u	2.4 V 2.4 V	2.4 V GND	2.4 V 2.4 V	GND GND	GND	2.4 V 2.4 V	u				<u>Q</u> 2 Q2	"	u	"
•	Icc	3005	49	GND	GND	GND	и	GND	GND	GND	CITE		GND	u			GND	V _{CC}		76	"
2	Same test	ts, termina	condition	s, and limi	ts as for su	bgroup 1,	except T _c	=+125°C a	and V _{IC} tes	ts are omi	tted.	•	•		•						
	Same test	ts, termina			ts as for su																
7			50 51	A A	В	B	4.5 V	A	B A	B	H	L "	B	GND "	L "	H	B	All	_	H or L	-,
T _C =+25°C 3/4/			52	B	A "	"	u	A B	A	"	"	u	"	u	u	"	"	outputs "	č	s shown <u>5</u>	<u>2</u> /
<u> </u>			53	Ā	44	u	"	Ā	u	Α	"	u	"	u	u	u	Α	44		u	
			54	В	"	"	"	В	"	"	L	Н	"	"	Н	L	"	"		"	
			55 56	A A	В	"	"	A A	В	"	L H	H	"	"	H	L H	"	"		"	
			57	B	В	u	"	В	В	u	"	"	"	u	"	"	"	"		u	
			58	Α	Α	Α	u	Α	Α	"	44	u	Α	u	u	"	44	"		u	
			59	В	"	A	u	В	u		L	H	A	u	H	L	" D	"		u	
			60 61	A B	"	B B	"	A B	"	B B	"	"	B B	"	"	"	B B	"		"	
			62	Ā	"	Ā	"	Ā	u	Ā	44	u	Ā	u	u	u	Ā	66		u	
			63	В	"	Α	u	В	u	Α	Н	L	Α	ű	L	Н	Α	u		и	
					ts as for su			= +125°C	and -55°C				1	OND	OUT		0.417	1 04 1	00		N 41.1-
9 T _c =+25°C	f _{MAX} <u>6</u> /	(Fig. 15)	64 65	IN IN	5.0 V 5.0 V	2.4 V 2.4 V	5.0 V							GND "	OUT	OUT	2.4 V 2.4 V	<u>Q</u> 1 Q1	36		MHz "
1 _C 25 O			66		0.0 1	2.1 0	u	IN	5.0 V	2.4 V		OUT	2.4 V	u		001		<u>Q</u> 2 Q2	"		"
			67				u	IN	5.0 V	2.4 V	OUT		2.4 V	u				Q2	"		"
	t_{PLH1}	3003	68	G	IN	2.4 V	"							"		OUT	2.4 V	Clear 1 to Q	2	15	ns
		(Fig. 14)	69	F	INI	2.4 V	"	В	IN	2.4 V	OUT		2.4 V	ű	OUT		2.4 V	Clear 2 to Q	"	15	"
	t _{PHL1}		70 71	-	IN	2.4 V	ш	G	IN	2.4 V		OUT	2.4 V	u	001		2.4 V	Clear 1 to Q Clock 2 to Q	"	38 38	"
			72	G	IN	2.4 V	66							"	OUT		2.4 V	Clock 1 to Q	"	23	"
			73				u	G	IN	2.4 V		OUT	2.4 V	ű				Clear 2 to Q	"	23	"
	t_{PLH2}	3003 (Fig. 15)	74 75	IN IN		2.4 V	"							"	OUT	OUT	N 2.4 V	Clock 1 to Q Clock 1 to Q	"	18	"
		(Fig. 15)	75 76	IIN		-	u	IN		IN		OUT	2.4 V	u		001	2.4 V	Clock 2 to Q	44	u	44
			77				u	IN		2.4 V	OUT		P	u				Clock 2 to Q	"	u	"
	t _{PHL2}		78	IN		R	"							"	OUT	OUT	2.4 V	Clock 1 to Q	u	23	"
			79 80	IN		2.4 V	"	IN		2.4 V		OUT	R	"		OUT	S	Clock 1 to Q Clock 2 to Q	"	"	"
			81				66	IN		2.4 V S	OUT	001	2.4 V	"				Clock 2 to Q	"	66	"

See footnotes at end of device type 06.

4	
Ω	

TABLE III. Group A inspection for device type 06 - Continued. 1/

Subgroup	Symbol	MIL- STD-883	Cases A,B,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Measured terminal	Lim	nits	Unit
		method	Case C	1	2	3	4	5	6	7	8	9	10	11	12	13	14	1	Min	Max	
			Test no.	Clock 1	Clear 1	K1	V _{CC}	Clock 2	Clear 2	J2	Q2	Q2	K2	GND	Q1	Ιq	J1				
10	f _{MAX}	(Fig. 15)	82	IN	5.0 V	2.4 V	5.0 V							GND	OUT		2.4 V	Q1	30		MHz
Γ _C =+125°C	6/	,	83	IN	5.0 V	2.4 V	"							"		OUT	2.4 V	<u>Q</u> 1 Q1	u		u
Ü			84				"	IN	5.0 V	2.4 V		OUT	2.4 V	"				<u>Q</u> 2 Q2	u		u
			85				u	IN	5.0 V	2.4 V	OUT		2.4 V	u				Q2	u		и
	t _{PI H1}	3003	86	G	IN	2.4 V	"							"		OUT	2.4 V	Clear 1 to Q	2	18	ns
		(Fig. 14)	87				"	G	IN	2.4 V	OUT		2.4 V	"				Clear 2 to Q	"	18	"
ſ	t _{PHL1}		88	F	IN	2.4 V	ű							u	OUT		2.4 V	Clear 1 to Q	u	46	ű
			89				"	F	IN	2.4 V		OUT	2.4 V	u				Clear 2 to Q	u	46	u
			90	G	IN	2.4 V	"							"	OUT		2.4 V	Clock 1 to Q	u	28	"
			91				"	G	IN	2.4 V		OUT	2.4 V	"				Clock 2 to Q	"	28	"
	t_{PLH2}	3003	92	IN		2.4 V	"							"	OUT		N	Clock 1 to Q	"	23	"
		(Fig. 15)	93	IN		Р	"							"		OUT	2.4 V	Clock 1 to Q	"	"	"
			94				и	IN		N		OUT	2.4 V	u				Clock 2 to Q	ű	ű	ű
Į			95				и	IN		2.4 V	OUT		Р	и				Clock 2 to Q	и	ű	ű
	t_{PHL2}		96	IN		R	"							"	OUT		2.4 V	Clock 1 to Q	"	28	"
			97	IN		2.4 V	"							"		OUT	S	Clock 1 to Q	"	"	"
			98				"	IN		2.4 V		OUT	R	"				Clock 2 to Q	"	"	"
			99				"	IN		S	OUT		2.4 V	"				Clock 2 to Q	"	"	"

A = Normal clock pulse.

D = Momentary 4.5 V, then GND.

F = Momentary 0 V, then Vgen, see figure 14.

G = Momentary Vgen, then 0 V, see figure 14.

 $N = t_{setup}$ waveform, see figure 15.

 $P = t_{setup}$ waveform, see figure 15.

 $R = t_{setup}$ waveform, see figure 15.

 $S = t_{setup}$ waveform, see figure 15.

* = Duration of test should not exceed 1 second.

** = Limit duration of this test to 100 ns.

- $\underline{1}/$ Terminal conditions (pins not designated may be H \geq 2.0 V, or L \leq 0.8 V, or open).
- 3/ Tests shall be performed in sequence.
- 4/ Input voltages shown are: A = 2.0 volts minimum and B = 0.8 volts maximum.
- Output voltages shall be either: a. H = 2.4 V, minimum and L = 0.4 V, maximum when using a high speed checker double comparator; or b. $H \ge 1.5 \text{ V}$ and $L \le 1.5 \text{ V}$ when using a high speed checker single comparator.
- $\underline{6}$ / f_{MAX} , minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

5. PACKAGING

5.1 <u>Packaging requirements.</u> For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but it is not mandatory)

- 6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for logistic support of existing equipment.
 - 6.2 Acquisition requirements. Acquisition documents should specify the following:
 - a. Title, number, and date of the specification.
 - b. PIN and compliance identifier, if applicable (see 1.2).
 - c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
 - d. Requirements for certificate of compliance, if applicable.
 - e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
 - f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
 - g. Requirements for product assurance options.
 - h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
 - Requirements for "JAN" marking.
 - Packaging requirements (see 5.1).
- 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.
- 6.4 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.5 <u>Abbreviations, symbols, and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

GND	Ground zero voltage potential
V _{IN}	Voltage level at an input terminal
l _{IN}	Current flowing into an input terminal

- 6.6 <u>Logistic support.</u> Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.
- 6.7 <u>Substitutability.</u> The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-35810 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Generic-industry <u>type</u>
54H72 (circuit A)
S54H72 (circuit B)
54H73 (circuit A)
MC54H73 (circuit B)
S54H73 (circuit C)
54H74 (circuit A)
MC54H74 (circuit B)
S54H74 (circuit C)
54H76 (circuit A)
S54H76 (circuit B)
54H101 (circuit A)
MC54H101 (circuit B)
S54H101 (circuit C)
54H103 (circuit A)
54H103 (circuit B)
S54H103 (circuit C)

6.8 <u>Changes from previous issue.</u> Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

Custodians:

Army - CR

Navy - EC

Air Force - 11

DLA - CC

Preparing activity: DLA - CC

(Project 5962-2113)

Review activities:

Army - MI, SM

Navy - AS, CG, MC, SH, TD

Air Force - 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at http://assist.daps.dla.mil.