## FEATURES:

- $5 \Omega$ bi-directional switches connect inputs to outputs
- Pin Compatibility with QS3245
- 250ps Propagation Delay
- Undershoot Clamp Diodes on all Switch and Control Inputs
- LVTTL-Compatible Control Inputs
- Available in SOIC and QSOP Packages


## APPLICATIONS:

- 3.3V to2.5V Voltage Translation
- 2.5 V to 1.8V Voltage Translation
- PCIBus IsolationHotSwap


## DESCRIPTION:

The QS3V245 is an 8-bit high speed bus switch controlled by LVTTLcompatible active low enable signal. When closed, the switches exhibitnear zero propagation delay without generating additional ground bounce or switching noise.

The QS3V245 is specially designed for direct interface between 3.3 V and 2.5 V devices without any external components. When operating from a3.3V supply, the logic high level at the switch output is clamped to 2.5 V when the switch input signal exceeds 2.5 V . This device can be used for switching 2.5 V buses withoutsignal attenuation. The ON resistance at 3.3 VVcc is less than $5 \Omega$ typical, providing near zero propagation delay through the switch. Absence of DC path from switch I/O pins to Vcc or ground makes QS3V245 an ideal device for hot swapping applications.

The QS3V245 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



SOIC/ QSOP
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS (1)

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Supply Voltage to Ground | -0.5 to 4.6 | V |
| Vs | DC Switch Voltage | -0.5 to 4.6 | V |
| VIN | DC Input Voltage | -0.5 to 4.6 | V |
|  | AC Input Voltage (For a pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
|  | DC Output Current Max. Sink Current/Pin | 120 | mA |
|  | Maximum Power Dissipation | 0.5 | W |
| TsTG | Storage Temperature | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.

CAPACITANCE ( $\left.\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{Vin}=0 \mathrm{~V}, \mathrm{Vout}=\mathrm{OV}\right)$

| Symbol | Parameter $(1)$ | Conditions | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| CIN | Control Inputs |  | 4 | 6 | pF |
| C//O | Quickswitch Channels | Switch OFF | 5 | 7 | pF |

## NOTE:

1. As applicable to the device type.

## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable |
| An | Data I/Os |
| Bn | Data $/ /$ os |

FUNCTION TABLE (1)

| $\overline{\mathbf{O E}}$ | Outputs |
| :---: | :---: |
| $H$ | Disconnected |
| L | $\mathrm{An}=\mathrm{Bn}$ |

## NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage Level | Guaranteed Logic HIGH for Control Inputs | 2 | - | - | V |
| VIL | Input LOW Voltage Level | Guaranteed Logic LOW for Control Inputs | - | - | 0.8 | V |
| IIN | Input Leakage Current (Control Inputs) | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Ioz | Off-State Current (Hi-Z) | OV $\leq$ Vout $\leq$ Vcc, Switches OFF | - | 0.001 | 1 | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance | VcC $=$ Min., VIN $=0 \mathrm{~V}$, $\mathrm{ION}=8 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
|  |  | Vcc $=$ Min., $\mathrm{VIN}=1.7 \mathrm{~V}$, $\mathrm{ION}=8 \mathrm{~mA}$ | - | 15 | 20 | $\Omega$ |
|  |  | $\mathrm{VcC}=2.3 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$, $\mathrm{ION}=8 \mathrm{~mA}$ | - | 7 | - | $\Omega$ |
|  |  | $\mathrm{VcC}=2.3 \mathrm{~V}, \mathrm{VIN}=1.3 \mathrm{~V}$, $\mathrm{ION}=8 \mathrm{~mA}$ | - | 25 | - | $\Omega$ |
| Vp | Pass Voltage ${ }^{(2)}$ | $\mathrm{VIN}=\mathrm{VcC}=3.3 \mathrm{~V}$, IOUT $=-5 \mu \mathrm{~A}$ | 2.5 | 2.7 | 2.9 | V |
|  |  | $\mathrm{VIN}=\mathrm{VcC}=2.5 \mathrm{~V}$, IOUT $=-5 \mu \mathrm{~A}$ | - | 1.8 | - | V |

## NOTES:

1. Typical values are at $\mathrm{Vcc}=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
2. Pass voltage is guaranteed, but not production tested.

TYPICAL ON RESISTANCE vs Vin AT Vcc = 3.3V


## OUTPUT DRIVE CHARACTERISTICS

$\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VcC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Min. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | VCC = Max., VIN = GND or Vcc, $f=0$ | - | 3 | $\mu \mathrm{~A}$ |
| $\Delta I C C$ | Power Supply Current(2) per Input HIGH | VCC = Max., VIN = 3V or Vcc, $f=0$ per Control Input | - | 50 | $\mu \mathrm{~A}$ |
| ICCD | Dynamic Power Supply Current per MHz ${ }^{(3)}$ | VCC $=$ Max., A and B Pins Open, Control Input Toggling @ $50 \%$ <br> Duty Cycle | - | 0.15 | $\mathrm{~mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown in Min. and Max., use the appropriate values specified under DC Specifications.
2. Per TTL driven input ( $\mathrm{V} \operatorname{IN}=3 \mathrm{~V}$, Control Inputs only). A and $B$ pins do not contribute to Icc.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and $B$ inputs generate no significant $A C$ or $D C$ currents as they transition. This parameter is guaranteed, but not production tested.

## SWITCHING CHARACTERISTICS ${ }^{(1)}$

$\mathrm{T} A=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VcC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH tPHL | Data Propagation Delay ${ }^{(2,3)}$ An to/from Bn | - | - | 0.25 | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \end{aligned}$ | Switch Turn-On Delay $\overline{\mathrm{OE}}$ to $\mathrm{An} / \mathrm{Bn}$ | 0.5 | - | 6.5 | ns |
| $\begin{aligned} & \hline \text { tPLZ } \\ & \text { tPHZ } \\ & \hline \end{aligned}$ | Switch Turn-Off Delay ${ }^{(2)}$ $\overline{\mathrm{OE}}$ to $\mathrm{An} / \mathrm{Bn}$ | 0.5 | - | 4 | ns |

## NOTES:

1. See test circuits and waveforms. Minimums guaranteed, but not production tested.
2. This parameter is guaranteed, but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance, of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for $\mathrm{Cl}=30 \mathrm{pF}$. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## OUTPUT VI CHARACTERISTICS



## PASS VOLTAGE vs Vcc



### 3.3V TO 2.5V VOLTAGE TRANSLATION




### 2.5V TO 1.8V VOLTAGE TRANSLATION




## ORDERING INFORMATION

IDTQS XXXXX XX
Device Type Package


Small Outline IC (Gull Wing) (SO20-2)
Quarter Size Small Outline Package (SO20-8)
3.3V High Speed Bus Switch

CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

## for SALES:

800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com*

