

3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

IDT74LVCHR16501A

FEATURES:

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- · Supports hot insertion
- Available in SSOP and TSSOP packages

DRIVE FEATURES:

- Balanced Output Drivers: ±12mA
- · Low switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems


DESCRIPTION:

The LVCHR16501A 18-bit registered transceiver is built using advanced dual metal CMOS technology. This high-speed, low power 18-bit registered bus transceiver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB islow, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using OEBA, LEBA and CLKBA. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The LVCHR16501A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been developed to drive ±12mA at the designated thresholds.

The LVCHR16501A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

FUNCTIONAL BLOCK DIAGRAM




TO 17 OTHER CHANNELS

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

IDT74LVCHR16501A 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

INDUSTRIALTEMPERATURE RANGE

PINCONFIGURATION



SSOP/ TSSOP TOP VIEW

PINDESCRIPTION

Pin Names	Description
OEAB	A-to-B Output Enable Input
ŌĒBĀ	B-to-A Output Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input
LEBA	B-to-A Latch Enable Input
CLKAB	A-to-B Clock Input
CLKBA	B-to-A Clock Input
Ax	A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾
Вх	B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-50 to +50	mA
Іік Іок	Continuous Clamp Current, VI < 0 or Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	6.5	8	pF
Ci/o	I/O Port Capacitance	VIN = 0V	6.5	8	pF
NOTE:					

1. As applicable to the device type.

FUNCTION TABLE^(1,2)

	Inputs					
OEAB	LEAB	CLKAB	Ах	Вх		
L	Х	Х	Х	Z		
Н	Н	Х	L	L		
Н	Н	Х	Н	Н		
Н	L	\uparrow	L	L		
Н	L	\uparrow	Н	Н		
Н	L	L	Х	B ⁽³⁾		
Н	L	Н	Х	B ⁽⁴⁾		

NOTES:

1. A-to-B data flow is shown. B-to-A data flow is similar, but uses $\overline{\text{OEBA}},$ LEBA, and CLKBA.

2. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High-Impedance

 \uparrow = LOW-to-HIGH Transition

3. Output level before the indicated steady-state input conditions were established.

 Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Co	nditions	Min.	Тур. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	-	_	V
		Vcc = 2.7V to 3.6V		2	-	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V			_	0.7	V
		Vcc = 2.7V to 3.6V		_	—	0.8	1
Ін	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	-	-	±5	μA
lil							
Іогн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	-	-	±10	μA
Iozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, VIN or Vo ≤ 5.5 V		-	-	±50	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA		_	-0.7	-1.2	V
Vн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL	Quiescent Power Supply Current	VCC = 3.6V	VIN = GND or VCC	-	-	10	μA
Іссн Іссz			$3.6 \le VIN \le 5.5V^{(2)}$		_	10	
ΔICC	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other	nputs at Vcc or GND	-	-	500	μA

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Co	nditions	Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	- 75	_	_	μA
Ibhl			VI = 0.8V	75	_	—	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	_	_	_	μA
IBHL			VI = 0.7V	—	_	—	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	±500	μA
IBHLO							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	Iон = – 4mA	1.9	_	
			Iон = – 6mA	1.7	_	
		Vcc = 2.7V	Iон = - 4mA	2.2	_	
			Iон = – 8mA	2	_	
		Vcc = 3V	Iон = – 6mA	2.4	_	
			Іон = – 12mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	Iol = 0.1mA	—	0.2	V
		Vcc = 2.3V	Iol = 4mA	—	0.4	
			Iol = 6mA	_	0.55	
		Vcc = 2.7V	Iol = 4mA	—	0.4	
			Iol = 8mA	—	0.6	
		Vcc = 3V	Iol = 6mA	—	0.55	
			IOL = 12mA	_	0.8	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS, Vcc = $3.3V \pm 0.3V$, Ta = $25^{\circ}C$

Symbol	Parameter	Test Conditions	Typical	Unit
Cpd	Power Dissipation Capacitance per Transceiver Outputs enabled	CL = 0pF, f = 10Mhz		pF
Cpd	Power Dissipation Capacitance per Transceiver Outputs disabled			

SWITCHING CHARACTERISTICS⁽¹⁾

				Vcc :	= 2.7V	Vcc = 3.	3V ± 0.3V	
Symbol	Parameter			Min.	Max.	Min.	Max.	Unit
tPLH	Propagation Delay			1.5	7	1.5	6	ns
t PHL	Ax to Bx or Bx to Ax							
t PLH	Propagation Delay			1.5	8	1.5	7	ns
t PHL	LEBA to Ax, LEAB to Bx							
t PLH	Propagation Delay			1.5	8	1.5	6.7	ns
t PHL	CLKBA to Ax, CLKAB to Bx							
tpzh	Output Enable Time			1.5	8.2	1.5	7.2	ns
tPZL	OEBA to Ax, OEAB to Bx							
tphz	Output Disable Time		1.5	8	1.5	7	ns	
tPLZ	OEBA to Ax, OEAB to Bx							
tsu	Set-up Time, HIGH or LOW			2.5	_	2.5	—	ns
	Ax to CLKAB, Bx to CLKBA							
Ħ	Hold Time, HIGH or LOW			0	-	0	-	ns
	Ax to CLKAB, Bx to CLKBA							
tsu	Set-up Time, HIGH or LOW	CLK LOW		2.5	—	2.5	—	ns
	Ax to LEAB, Bx to LEBA	CLK HIGH		2.5	—	2.5	—	
ħ	Hold Time, HIGH or LOW		1.5	-	1.5	-	ns	
	Ax to LEAB, Bx to LEBA							
tw	Pulse Width HIGH, LEAB or LEBA		3	_	3	—	ns	
tw	Pulse Width HIGH or LOW, CLKA	B or CLKBA		3	_	3	—	ns
tsк (0)	Output Skew ⁽²⁾			—	—	_	500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to $+85^{\circ}$ C.

2 Skew between any two outputs of the same package and switching in the same direction.


IDT74LVCHR16501A 3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

INDUSTRIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc ⁽¹⁾ =2.7V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	6	2 x Vcc	V
Vih	2.7	2.7	Vcc	V
Vτ	1.5	1.5	Vcc / 2	V
Vlz	300	300	150	mV
Vhz	300	300	150	mV
CL	50	50	30	pF



Test Circuit for All Outputs

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	VLOAD
Disable High Enable High	GND
All Other Tests	Open




tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|

LVC Link


Output Skew - tsk(x)

NOTES

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank. 2.









Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com *for Tech Support:* logichelp@idt.com