## March 2004



## AS7C25512PFS32A AS7C25512PFS36A

#### 2.5V 512K × 32/36 pipelined burst synchronous SRAM


#### Features

- Organization: 524,288 words × 32 or 36 bits
- Fast clock speeds to 166 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.5/3.8 ns
- Fast OE access time: 3.5/3.8 ns
- Fully synchronous register-to-register operation
- Single register flow-through mode
- Single-cycle deselect
- Dual cycle deselect also available (AS7C251MPFD18A, AS7C25512PFD32A/AS7C25512PFD36A)
- Asynchronous output enable control
- Available in 100-pin TQFP package and 165-ball BGA
- Individual byte write and global write

- Multiple chip enables for easy expansion
- 2.5V core power supply
- · Linear or interleaved burst control
- Snooze mode for reduced power-standby
- · Common data inputs and data outputs
- Boundary scan using IEEE 1149.1 JTAG function
- NTD<sup>™1</sup> pipelined architecture available (AS7C251MNTD18A, AS7C25512NTD32A/ AS7C25512NTD36A)

 $1\ \rm NTD^{TM}$  is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.

## Logic block diagram




## **Selection guide**

	-166	-133	Units
Minimum cycle time	6	7.5	ns
Maximum clock frequency	166	133	MHz
Maximum pipelined clock access time	3.5	3.8	ns
Maximum operating current	290	270	mA
Maximum standby current	85	75	mA
Maximum CMOS standby current (DC)	40	40	mA

Pin and ball assignment

#### **100-pin TQFP - top view**



Note: For pins 1, 30, 51, and 80, NC applies to the x32 configuration. DQPn applies to the x36 configuration.



## Ball assignment for 165-ball BGA for 512K x 36

	1	2	3	4	5	6	7	8	9	10	11
А	NC	А	CE0	BWc	BWb	CE2	BWE	ADSC	ADV	А	NC
В	NC	А	CE1	BWd	BWa	CLK	GWE	ŌĒ	ADSP	А	NC
С	DQPc	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPb				
D	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
E	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
F	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
G	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
Н	FT	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
K	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
L	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
М	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>SS</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
N	DQPd	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	А	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPa
Р	NC	NC	А	А	TDI	A1 <sup>1</sup>	TDO	А	А	А	А
R	LBO	NC	Α	А	TMS	$A0^1$	ТСК	А	А	А	А

1 A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

#### **Functional description**

The AS7C25512PFS32A/36A is a high-performance CMOS 16-Mbit synchronous Static Random Access Memory (SRAM) device organized as 524,288 words x 32/36. It incorporates a two-stage register-register pipeline for highest frequency on any given technology.

Fast cycle times of 6/7.5 ns with clock access times ( $t_{CD}$ ) of 3.5/3.8 ns enable 166 MHz and 133 MHz bus frequencies. Three chip enable  $\overline{(CE)}$  inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe ( $\overline{ADSC}$ ), or the processor address strobe ( $\overline{ADSP}$ ). The burst advance pin ( $\overline{ADV}$ ) allows subsequent internally generated burst addresses.

Read cycles are initiated with  $\overline{\text{ADSP}}$  (regardless of  $\overline{\text{WE}}$  and  $\overline{\text{ADSC}}$ ) using the new external address clocked into the on-chip address register when  $\overline{\text{ADSP}}$  is sampled low, the chip enables are sampled active, and the output buffer is enabled with  $\overline{\text{OE}}$ . In a read operation, the data accessed by the current address registered in the address registers by the positive edge of CLK are carried to the data-out registers and driven on the output pins on the next positive edge of CLK.  $\overline{\text{ADV}}$  is ignored on the clock edge that samples  $\overline{\text{ADSP}}$  asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when  $\overline{\text{ADV}}$  is sampled low and both address strobes are high. Burst mode is selectable with the  $\overline{\text{LBO}}$  input. With  $\overline{\text{LBO}}$  unconnected or driven high, burst operations use an interleaved count sequence. With  $\overline{\text{LBO}}$  driven low, the device uses a linear count sequence.

Write cycles are performed by disabling the output buffers with  $\overline{OE}$  and asserting a write command. A global write enable  $\overline{GWE}$  writes all 32/ 36 regardless of the state of individual  $\overline{BW[a:d]}$  inputs. Alternately, when  $\overline{GWE}$  is high, one or more bytes may be written by asserting  $\overline{BWE}$ and the appropriate individual byte  $\overline{BWn}$  signals.

 $\overline{\text{BWn}}$  is ignored on the clock edge that samples  $\overline{\text{ADSP}}$  low, but it is sampled on all subsequent clock edges. Output buffers are disabled when  $\overline{\text{BWn}}$  is sampled IOW regardless of  $\overline{\text{OE}}$ . Data is clocked into the data input register when  $\overline{\text{BWn}}$  is sampled low. Address is incremented internally to the next burst address if  $\overline{\text{BWn}}$  and  $\overline{\text{ADV}}$  are sampled low. This device operates in single-cycle deselect feature during read cycles.

Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP follow.

- $\overline{\text{ADSP}}$  must be sampled high when  $\overline{\text{ADSC}}$  is sampled low to initiate a cycle with  $\overline{\text{ADSC}}$ .
- $\overline{\text{WE}}$  signals are sampled on the clock edge that samples  $\overline{\text{ADSC}}$  low (and  $\overline{\text{ADSP}}$  high).
- Master chip enable  $\overline{CE0}$  blocks  $\overline{ADSP}$ , but not  $\overline{ADSC}$ .

The AS7C25512PFS32A/36A family operates from a core 2.5V power supply. These devices are available in a 100-pin TQFP and 165-ball BGA.

#### **TQFP and BGA capacitance**

Parameter	Symbol	Test conditions	Min	Max	Unit
Input capacitance	C <sub>IN</sub>	$V_{IN} = 0V$	-	5	pF
I/O capacitance	C <sub>I/O</sub>	$V_{OUT} = 0V$	-	7	pF

#### **TQFP and BGA thermal resistance**

Description	Conditions		Symbol	Typical	Units
Thermal resistance		1-layer	$\theta_{JA}$	40	°C/W
(junction to ambient) <sup>1</sup>	Test conditions follow standard test methods and procedures for measuring	4-layer	$\theta_{JA}$	22	°C/W
Thermal resistance (junction to top of case) <sup>1</sup>	thermal impedance, per EIA/JESD51		$\theta_{JC}$	8	°C/W

1 This parameter is sampled



## **Signal descriptions**

Pin	I/O	Properties	Description
CLK	Ι	CLOCK	Clock. All inputs except $\overline{OE}$ , $\overline{FT}$ , ZZ, and $\overline{LBO}$ are synchronous to this clock.
A,A0,A1	Ι	SYNC	Address. Sampled when all chip enables are active and when $\overline{\text{ADSC}}$ or $\overline{\text{ADSP}}$ are asserted.
DQ[a,b,c,d]	I/O	SYNC	Data. Driven as output when the chip is enabled and when $\overline{OE}$ is active.
CE0	Ι	SYNC	Master chip enable. Sampled on clock edges when $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ is active. When $\overline{\text{CE0}}$ is inactive, $\overline{\text{ADSP}}$ is blocked. Refer to the "Synchronous truth table" for more information.
CE1, <u>CE2</u>	Ι	SYNC	Synchronous chip enables, active high, and active low, respectively. Sampled on clock edges when $\overline{\text{ADSC}}$ is active or when $\overline{\text{CE0}}$ and $\overline{\text{ADSP}}$ are active.
ADSP	Ι	SYNC	Address strobe processor. Asserted low to load a new address or to enter standby mode.
ADSC	Ι	SYNC	Address strobe controller. Asserted low to load a new address or to enter standby mode.
ADV	Ι	SYNC	Advance. Asserted low to continue burst read/write.
GWE	Ι	SYNC	Global write enable. Asserted low to write all $32/36$ and 18 bits. When high, $\overline{BWE}$ and $\overline{BW[a:d]}$ control write enable.
BWE	Ι	SYNC	Byte write enable. Asserted low with $\overline{\text{GWE}}$ high to enable effect of $\overline{\text{BW}[a:d]}$ inputs.
BW[a,b,c,d]	Ι	SYNC	Write enables. Used to control write of individual bytes when $\overline{GWE}$ is high and $\overline{BWE}$ is low. If any of $\overline{BW[a:d]}$ is active with $\overline{GWE}$ high and $\overline{BWE}$ low, the cycle is a write cycle. If all $\overline{BW[a:d]}$ are inactive, the cycle is a read cycle.
ŌĒ	Ι	ASYNC	Asynchronous output enable. I/O pins are driven when $\overline{OE}$ is active and chip is in read mode.
LBO	Ι	STATIC	Selects Burst mode. When tied to $V_{DD}$ or left floating, device follows interleaved Burst order. When driven Low, device follows linear Burst order. <i>This signal is internally pulled High</i> .
TDO	0	SYNC	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK (BGA only).
TDI	Ι	SYNC	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK (BGA only).
TMS	Ι	SYNC	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK (BGA only).
ТСК	Ι	Test Clock	Test Clock. All inputs are sampled on the rising edge of TCK. All outputs are driven from the falling edge of TCK.
FT	Ι	STATIC	Selects Pipeline or Flow-through mode. When tied to $V_{DD}$ or left floating, enables Pipeline mode. When driven Low, enables single register Flow-through mode. <i>This signal is internally pulled High</i> .
ZZ	Ι	ASYNC	Snooze. Places device in low power mode; data is retained. Connect to GND if unused.
NC	-	-	no connects



## Write enable truth table (per byte)

Function	GWE	BWE	BWa	BWb	BWc	BWd
Write All Dutes	L	Х	Х	Х	Х	Х
Write All Bytes	Н	L	L	L	L	L
Write Byte a	Н	L	L	Н	Н	Н
Write Byte c and d	Н	L	Н	Н	L	L
Read	Н	Н	Х	Х	Х	Х
Keau	Н	L	Н	Н	Н	Н

**Key:**  $X = don't care, L = low, H = high, n = a, b, c, d; \overline{BWE}, \overline{BWn} = internal write signal.$ 

#### **Burst sequence table**

Inter	Interleaved burst address					Linear burst address			
	A1 A0	A1 A0	A1 A0	A1 A0		A1 A0	A1 A0	A1 A0	A1 A0
1 <sup>st</sup> Address	0 0	01	10	11	1 <sup>st</sup> Address	0 0	01	10	11
2 <sup>nd</sup> Address	0 1	0 0	11	10	2 <sup>nd</sup> Address	01	10	11	0 0
3 <sup>rd</sup> Address	10	11	0 0	01	3 <sup>rd</sup> Address	10	11	0 0	01
4 <sup>th</sup> Address	11	10	01	0 0	4 <sup>th</sup> Address	11	10	01	10

#### Synchronous truth table

CE0 <sup>1</sup>	CE1	CE2	ADSP	ADSC	ADV	WRITE <sup>[2]</sup>	OE	Address accessed	CLK	Operation	DQ
Н	Х	Х	Х	L	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	L	Х	L	Х	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	L	Х	Н	L	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	Х	Н	L	Х	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	Х	Н	Н	L	Х	Х	Х	NA	L to H	Deselect	Hi–Z
L	Η	L	L	Х	Х	Х	L	External	L to H	Begin read	Q
L	Η	L	L	Х	Х	Х	Η	External	L to H	Begin read	Hi–Z
L	Н	L	Н	L	Х	Н	L	External	L to H	Begin read	Q
L	Η	L	Н	L	Х	Н	Η	External	L to H	Begin read	Hi–Z
Х	Х	Х	Н	Н	L	Н	L	Next	L to H	Continue read	Q
Х	Х	Х	Н	Н	L	Н	Η	Next	L to H	Continue read	Hi–Z
Х	Х	Х	Н	Н	Н	Н	L	Current	L to H	Suspend read	Q
Х	Х	Х	Н	Н	Н	Н	Η	Current	L to H	Suspend read	Hi–Z
Н	Х	Х	Х	Н	L	Н	L	Next	L to H	Continue read	Q
Н	Х	Х	Х	Н	L	Н	Η	Next	L to H	Continue read	Hi–Z
Н	Х	Х	Х	Н	Н	Н	L	Current	L to H	Suspend read	Q
Н	Х	Х	Х	Н	Н	Н	Н	Current	L to H	Suspend read	Hi–Z
L	Η	L	Н	L	Х	L	Х	External	L to H	Begin write	$D^3$
X	Х	Х	Н	Н	L	L	Х	Next	L to H	Continue write	D
Н	Х	Х	Х	Н	L	L	Х	Next	L to H	Continue write	D
Х	Х	Х	Н	Н	Н	L	Х	Current	L to H	Suspend write	D
Н	Х	Х	Х	Н	Н	L	Х	Current	L to H	Suspend write	D

1 X = don't care, L = low, H = high

2 For WRITE, L means any one or more byte write enable signals ( $\overline{BWa}$ ,  $\overline{BWb}$ ,  $\overline{BWc}$  or  $\overline{BWd}$ ) and  $\overline{BWE}$  are LOW or  $\overline{GWE}$  is LOW.  $\overline{WRITE}$  = HIGH for all  $\overline{BWx}$ ,  $\overline{BWE}$ ,  $\overline{GWE}$  HIGH. See "Write enable truth table (per byte)," on page 6 for more information.

3 For write operation following a READ,  $\overline{OE}$  must be high before the input data set up time and held high throughout the input hold time



## Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.3	+3.6	V
Input voltage relative to GND (input pins)	V <sub>IN</sub>	-0.3	V <sub>DD</sub> + 0.3	V
Input voltage relative to GND (I/O pins)	V <sub>IN</sub>	-0.3	$V_{DDQ} + 0.3$	V
Power dissipation	P <sub>d</sub>	_	1.8	W
Short circuit output current	I <sub>OUT</sub>	_	20	mA
Storage temperature (TQFP)	T <sub>stg</sub> (TQFP)	-65	+150	°C
Storage temperature (BGA)	T <sub>stg</sub> (BGA)	-65	+125	°C
Temperature under bias	T <sub>bias</sub>	-65	+135	°C

Stresses greater than those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

#### **Recommended operating conditions**

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage for inputs	V <sub>DD</sub>	2.375	2.5	2.625	V
Supply voltage for I/O	V <sub>DDQ</sub>	2.375	2.5	2.625	V
Ground supply	Vss	0	0	0	V



## **DC** electrical characteristics

Parameter	Sym	Conditions	Min	Max	Unit
Input leakage current	I <sub>LI</sub>	$V_{DD} = Max, OV \le V_{IN} \le V_{DD}$	-2	2	μΑ
Output leakage current	I <sub>LO</sub>	$\overline{OE} \ge V_{IH}, V_{DD} = Max, OV \le V_{OUT} \le V_{DDQ}$	-2	2	μΑ
Input high (logia 1) valtage	V	Address and control pins	1.7	V <sub>DD</sub> +0.3	V
Input high (logic 1) voltage	$V_{IH}$	I/O pins	1.7	V <sub>DDQ</sub> +0.3	V
Input low (logio 0) voltago	V	Address and control pins	-0.3*	0.7	V
Input low (logic 0) voltage	$V_{IL}$	I/O pins	-0.3*	0.7	V
Output high voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 2.375 \text{V}$	1.7	_	V
Output low voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 2.625 \text{ V}$	-	0.7	V

 $V_{\rm IL}$  min = -1.5 for pulse width less than 0.2 X t<sub>CYC</sub>

## I<sub>DD</sub> operating conditions and maximum limits

Parameter	Sym	Conditions	-166	-133	Unit
Operating power supply current <sup>1</sup> (pipelined mode)	I <sub>CC</sub>	$\overline{\text{CE0}} = \text{V}_{\text{IL}}, \text{CE1} = \text{V}_{\text{IH}}, \overline{\text{CE2}} = \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{Max}},$	290	270	mA
Operating power supply current <sup>1</sup>	I <sub>CC</sub> (FT)	$I_{OUT} = 0 \text{ mA}$	250	230	mA
	I <sub>SB</sub>	Deselected, $f = f_{Max}$ , $ZZ \le V_{IL}$	85	75	
Standby power supply current	I <sub>SB1</sub>	Deselected, f = 0, ZZ $\leq$ 0.2V, all V <sub>IN</sub> $\leq$ 0.2V or $\geq$ V <sub>DD</sub> - 0.2V	40	40	mA
	I <sub>SB2</sub>	$ \begin{array}{l} \text{Deselected, } f = f_{Max}, ZZ \geq (V_{DD,}V_{DDQ}) - 0.2V, \\ \text{ all } V_{IN} \leq V_{IL} \text{ or } \geq V_{IH} \end{array} $	40	40	

1  $I_{CC}$  given with no output loading.  $I_{CC}$  increases with faster cycle times and greater output loading.

# ®

## Timing characteristics over operating range

		-1	66	-1	33		
Parameter	Sym	Min	Max	Min	Max	Unit	Notes <sup>1</sup>
Clock frequency		-	166	-	133	MHz	
Cycle time (pipelined mode)	t <sub>CYC</sub>	6	_	7.5	_	ns	
Cycle time (flow-through mode)	t <sub>CYCF</sub>	8.5	_	12	_	ns	
Clock access time (pipelined mode)	t <sub>CD</sub>	_	3.5	_	3.8	ns	
Clock access time (flow-through mode)	t <sub>CDF</sub>	_	8.5	_	10	ns	
Output enable low to data valid	t <sub>OE</sub>	_	3.5	_	3.8	ns	
Clock high to output low Z	t <sub>LZC</sub>	0	_	0	_	ns	2,3,4
Data output invalid from clock high	t <sub>OH</sub>	1.5	_	1.5	_	ns	2
Data output invalid from clock high (flowthrough)	t <sub>OHF</sub>	3.0	_	3.0	_	ns	2
Output enable low to output low Z	t <sub>LZOE</sub>	0	_	0	_	ns	2,3,4
Output enable high to output high Z	t <sub>HZOE</sub>	_	3.5	-	3.8	ns	2,3,4
Clock high to output high Z	t <sub>HZC</sub>	_	3.5	-	3.8	ns	2,3,4
Output enable high to invalid output	t <sub>OHOE</sub>	0	_	0	_	ns	
Clock high pulse width	t <sub>CH</sub>	2.4	_	2.4	_	ns	5
Clock low pulse width	t <sub>CL</sub>	2.3	_	2.4	_	ns	5
Address setup to clock high	t <sub>AS</sub>	1.5	-	1.5	-	ns	6
Data setup to clock high	t <sub>DS</sub>	1.5	-	1.5	-	ns	6
Write setup to clock high	t <sub>WS</sub>	1.5	-	1.5	-	ns	6,7
Chip select setup to clock high	t <sub>CSS</sub>	1.5	-	1.5	-	ns	6,8
Address hold from clock high	t <sub>AH</sub>	0.5	-	0.5	-	ns	6
Data hold from clock high	t <sub>DH</sub>	0.5	_	0.5	_	ns	6
Write hold from clock high	t <sub>WH</sub>	0.5	-	0.5	-	ns	6,7
Chip select hold from clock high	t <sub>CSH</sub>	0.5	-	0.5	-	ns	6,8
ADV setup to clock high	t <sub>ADVS</sub>	1.5	_	1.5	_	ns	6
ADSP setup to clock high	t <sub>ADSPS</sub>	1.5	_	1.5	_	ns	6
ADSC setup to clock high	t <sub>ADSCS</sub>	1.5	_	1.5	_	ns	6
ADV hold from clock high	t <sub>ADVH</sub>	0.5	_	0.5	_	ns	6
ADSP hold from clock high	t <sub>ADSPH</sub>	0.5	_	0.5	_	ns	6
ADSC hold from clock high	t <sub>ADSCH</sub>	0.5	-	0.5	_	ns	6

1 See "Notes" on page 21.

#### IEEE 1149.1 serial boundary scan (JTAG)

The SRAM incorporates a serial boundary scan test access port (TAP). The port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. The inclusion of these functions would place an added delay in the critical speed path of the SRAM. The TAP controller functionality does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. It uses JEDEC-standard 2.5V I/O logic levels.


The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG feature**

If the JTAG function is not being implemented, TCK should be tied to VSS, TMS and TDI can be left unconnected. At power-up, the device will come up in a reset state which will not interfere with the operation of the device. TDO should be left unconnected.

#### **TAP controller state diagram**

#### **TAP controller block diagram**



Note: The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test access port (TAP)**

#### **Test clock (TCK)**

The test clock is used with only the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### **Test mode select (TMS)**

The TAP controller receives commands from TMS input. It is sampled on the rising edge of TCK. You can leave this pin/ball unconnected if the TAP is not used. The pin/ball is pulled up internally, resulting in a logic high level.

#### **Test data-in (TDI)**

The TDI pin/ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test data-out (TDO)

The TDO output pin/ball serially clocks data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See the TAP Controller State Diagram.)

#### **Performing a TAP RESET**

You can perform a RESET by forcing TMS high  $(V_{DD})$  for five rising edges of TCK. This RESET does not affect the operation of the SRAM and can be performed while the SRAM is operating.

#### **TAP registers**

Registers are connected between the TDI and TDO pins/balls. They allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI pin/ball on the rising edge of TCK. Data is output on the TDO pin/ball on the falling edge of TCK.

#### **Instruction register**

You can serially load three-bit instructions into the instruction register. The register is loaded when it is placed between the TDI and TDO pins/balls as shown in the TAP Controller Block Diagram. The instruction register is loaded with the IDCODE instruction at power up and also if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level series test data path.

#### **Bypass register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a singlebit register that can be placed between the TDI and TDO pins/balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set low (Vss) when the BYPASS instruction is executed.

#### **Boundary scan register**

The boundary scan register is connected to all the input and bidirectional pins/balls on the SRAM. The x36 configuration has a 72-bit-long register and the x18 configuration has a 53-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins/balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/RELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The boundary scan order table shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The most significant bit (MSB) of the register is connected to TDI, and the least significant bit (LSB) is connected to TDO.

#### **Identification (ID) register**

The ID register has a vendor code and other information described in the Identification Register Definitions table. The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state.

#### **TAP** instruction set

Eight different instructions are possible with the 3-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are reserved and should not be used.

Note that the TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data, or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/ PRELOAD. Instead, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins/balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### EXTEST

The EXTEST instruction, which executes whenever the instruction register is loaded with all 0s, is not implemented in this SRAM TAP controller. The TAP controller, however, does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a high-Z state.

EXTEST is a mandatory 1149.1 instruction. This device, therefore, is not compliant with 1149.1.

#### **IDCODE**

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state. The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins/balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins/balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high-Z state.

#### SAMPLE/PRELOAD

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional pins/balls is captured in the boundary scan register. Note that the SAMPLE/PRELOAD is a 1149.1 mandatory instruction, but the PRELOAD portion of this instruction is not implemented in this device. The TAP controller, therefore, is not fully 1149.1 compliant.

Be aware that the TAP controller clock can operate only at a frequency up to 10 Mhz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output can undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (<sup>t</sup>CS plus <sup>t</sup>CH). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is possible to capture all other signals and ignore the value of the CK and CK# captured in the bounder scan register. Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.


#### **BYPASS**

The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board. When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between TDI and TDO.

#### Reserved

Do not use a reserved instruction. These instructions are not implemented but are reserved for future use.

## **TAP timing diagram**



## **TAP AC electrical characteristics**

For notes 1 and 2,  $\pm 10^{\circ}C \le T_J \le \pm 110^{\circ}C$  and  $\pm 2.4V \le V_{DD} \le \pm 2.6V$ .


Description	Symbol	Min	Max	Units					
Clock									
Clock cycle time	<sup>t</sup> THTH	100		ns					
Clock frequency	<sup>f</sup> TF		10	MHz					
Clock high time	<sup>t</sup> THTL	40		ns					
Clock low time	<sup>t</sup> TLTH	40		ns					
Output Times									
TCK low to TDO unknown	<sup>t</sup> TLOX	0		ns					
TCK low to TDO valid	<sup>t</sup> TLOV		20	ns					
TDI valid to TCK high	<sup>t</sup> DVTH	10		ns					
TCK high to TDI invalid	<sup>t</sup> THDX	10		ns					
Setup Times		•							
TMS setup	<sup>t</sup> MVTH	10		ns					
Capture setup	<sup>t</sup> CS <sup>1</sup>	10		ns					
Hold Times	•	•							
TMS hold	<sup>t</sup> THMX	10		ns					
Capture hold	<sup>t</sup> CH <sup>1</sup>	10		ns					

1 <sup>t</sup>CS and <sup>t</sup>CH refer to the setup and hold time requirements of latching data from the boundary scan register.

<sup>2</sup> Test conditions are specified using the load in the figure TAP AC output load equivalent.



#### **TAP AC test conditions**



## TAP DC electrical characteristics and operating conditions

(+10°C $\leq$ $T_J$ $\leq$ +110°C and +2.4V $\leq$ $V_{DD}$ $\leq$ +2.6V unless otherwise noted)	

Description	Conditions	Symbol	Min	Max	Units	Notes
Input high (logic 1) voltage		V <sub>IH</sub>	1.7	$V_{DD} + 0.3$	V	1, 2
Input low (logic 0) voltage		V <sub>IL</sub>	-0.3	0.7	V	1, 2
Input leakage current	$0V \leq V_{IN} \leq V_{DD}$	IL	-5.0	5.0	μΑ	
Output leakage current	$\begin{array}{l} \text{Outputs disabled,} \\ 0\text{V} \leq \text{V}_{\text{IN}} \leq \\ \text{V}_{\text{DDQ}}(\text{DQx}) \end{array}$	IL <sub>O</sub>	-5.0	5.0	μΑ	
Output low voltage	$I_{OLC} = 100 \mu A$	V <sub>OL1</sub>		0.2	V	1
Output low voltage	$I_{OLT} = 2mA$	V <sub>OL2</sub>		0.7	V	1
Output high voltage	$I_{OHS} = -100 \mu A$	V <sub>OH1</sub>	2.1		V	1
Output high voltage	$I_{OHT} = -2mA$	V <sub>OH2</sub>	1.7		V	1

1. All voltage referenced to  $V_{SS}(GND)$ .

2. Overshoot:  $V_{IH}(AC) \le V_{DD} + 1.5V$  for  $t \le {}^{t}KHKH/2$ 

Undershoot:  $V_{IL}(AC) \ge -0.5$  for  $t \le {}^{t}KHKH/2$ 

Power-up:  $V_{IH} \le +2.6V$  and  $V_{DD} \le 2.4V$  and  $V_{DDO} \le 1.4V$  for t  $\le 200$ ms

During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ . Control input signals (such as  $\overline{LD}$ ,  $R/\overline{W}$ , etc.) may not have pulsed widths less than  $t_{KHKL}$ (Min) or operate at frequencies exceeding  $f_{KF}$ (Max).



## **Identification register definitions**

Instruction field	512K x 36	Description
Revision number (31:28)	XXXX	Reserved for version number.
Device depth (27:23)	xxxxx/xxxxx	Defines the depth of 512K words.
Device width (22:18)	xxxxx/xxxxx	Defines the width of x32 or x36 bits.
Device ID (17:12)	XXXXXX	Reserved for future use.
JEDEC ID code (11:1)	00001010010	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

## Scan register sizes

Register name	Bit size				
Instruction	3				
Bypass	1				
ID	32				
Boundary scan	x18:53 x36:7				

## **Instruction codes**


Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to high-Z state. This instruction is not 1149.1-compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high-Z state.
Reserved	011	Do not use. This instruction is reserved for future use.
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.
Reserved	101	Do not use. This instruction is reserved for future use.
Reserved	110	Do not use. This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

## 165-ball BGA boundary scan order (x36)

Bit #s	Signal Name	Ball ID
1	SA0	6R
2	SA1	6P
3	SA	4P
4	SA	4R
5	SA	3R
6	SA	3P
7	LBO	1R
8	DQPd	1N
9	DQd	2M
10	DQd	2L
11	DQd	2K
12	DQd	2J
13	DQd	1M
14	DQd	1L
15	DQd	1K
16	DQd	1J
17	FT	1H
18	DQc	2G
19	DQc	2F
20	DQc	2E
21	DQc	2D
22	DQc	1G
23	DQc	1F
24	DQc	1E
25	DQc	1D
26	DQPc	1C
27	SA	2B
28	SA	2A
29	CE0	3A
30	CE1	3B
31	BWd	4B
32	BWb	5A
33	BWc	4A
34	BWa	5B
35	CE2	6A
36	CLK	6B

Bit #s	Signal Name	Ball ID
37	GWE	7B
38	BWE	7A
39	OE	8B
40	ADSC	8A
41	ADSP	9B
42	ADV	9A
43	SA	10B
44	SA	10A
45	DQPb	11C
46	DQb	10D
47	DQb	10E
48	DQb	10F
49	DQb	10G
50	DQb	11D
51	DQb	11E
52	DQb	11F
53	DQb	11G
54	ZZ	11H
55	DQa	10J
56	DQa	10K
57	DQa	10L
58	DQa	10M
59	DQa	11J
60	DQa	11K
61	DQa	11L
62	DQa	11M
63	DQpa	11N
64	SA	11R
65	SA	10R
66	SA	10P
67	SA	9P
68	SA	9R
69	SA	8R
70	SA	8P
71	SA	6N
72	SA	11P


R



Note:  $\dot{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\dot{Y} = ADD$  when  $\overline{LBO} = low$ .  $\overline{BW[a:d]}$  is don't care.




## Timing waveform of write cycle



Note:  $\dot{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\dot{Y} = ADD$  when  $\overline{LBO} = low$ .




## Timing waveform of read/write cycle



Note:  $\dot{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\dot{Y} = ADD$  when  $\overline{LBO} = low$ .

#### AC test conditions

- Output load: For  $t_{LZC}$ ,  $t_{LZOE}$ ,  $t_{HZOE}$ ,  $t_{HZC}$ , see Figure C. For all others, see Figure B.
- Input pulse level: GND to 2.5V. See Figure A.
- Input rise and fall time (measured at 0.25V and 2.25V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.25V.




#### Notes

- 1 For test conditions, see "AC test conditions", Figures A, B, and C.
- 2 This parameter is measured with output load condition in Figure C.
- 3 This parameter is sampled but not 100% tested.
- $4 \quad t_{HZOE} \text{ is less than } t_{LZOE} \text{, and } t_{HZC} \text{ is less than } t_{LZC} \text{ at any given temperature and voltage.}$
- 5  $t_{CH}$  is measured as high if above VIH, and  $t_{CL}$  is measured as low if below VIL.
- 6 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times for all rising edges of CLK when chip is enabled.
- 7 Write refers to  $\overline{\text{GWE}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW[a:d]}}$ .
- 8 Chip select refers to  $\overline{\text{CE0}}$ , CE1, and  $\overline{\text{CE2}}$ .


-2.5V



## **Package dimensions**



## **165-ball BGA (ball grid array)**



Detail of Solder Ball

Min

14.90

12.90

0.30

0.40

A

B

С

D

E

F

G

H

Тур

1.00

15.00

14.00

13.00

10.00

0.26

0.35

0.45



## **Ordering information**

Package & Width	-166	-133
TOED w22	AS7C25512PFS32A-166TQC	AS7C25512PFS32A-133TQC
TQFP x32	AS7C25512PFS32A-166TQI	AS7C25512PFS32A-133TQI
TOED 24	AS7C25512PFS36A-166TQC	AS7C25512PFS36A-133TQC
TQFP x36	AS7C25512PFS36A-166TQI	AS7C25512PFS36A-133TQI
BGA x32	AS7C25512PFS32A-166BC	AS7C25512PFS32A-133BC
BGA X32	AS7C25512PFS32A-166BI	AS7C25512PFS32A-133BI
BGA x36	AS7C25512PFS36A-166BC	AS7C25512PFS36A-133BC
DUA X30	AS7C25512PFS36A-166BI	AS7C25512PFS36A-133BI

Note:

Add suffix 'N' to the above part numbers for Lead Free Parts (Ex. AS7C25512PFS32A-166TQCN)

#### Part numbering guide

AS7C	25	512	PF	S	32/36	Α	-XXX	TQ or B	C/I	Χ
1	2	3	4	5	6	7	8	9	10	11

- 1. Alliance Semiconductor SRAM prefix
- 2. Operating voltage: 25 = 2.5V
- 3. Organization: 512 = 512K
- 4. Pipelined/flow-through mode (each device works in both modes)
- 5. Deselect: S = single cycle deselect
- 6. Organization: 32 = x 32; 36 = x 36
- 7. Production version: A =first production version
- 8. Clock speed (MHz)
- 9. Package type: TQ = TQFP, B = BGA
- 10. Operating temperature:  $C = commercial (0^{\circ} C to 70^{\circ} C); I = industrial (-40^{\circ} C to 85^{\circ} C)$
- 11. N = Lead Free Part



Copyright © Alliance Semiconductor All Rights Reserved Part Number: AS7C25512PFS32A AS7C25512PFS36A Document Version: v. 2.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/ or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use all agrees to indemnify Alliance easing from such use.