

SN74LVCC4245

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS584A - NOVEMBER 1996 - REVISED JANUARY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
 $< 0.8 \text{ V}$ at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
 $> 2 \text{ V}$ at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**


description

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The A port has V_{CCA} , which is set at 5 V, and the B port is designed to track V_{CCB} , which accepts voltages from 3 V to 5 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa.

The SN74LVCC4245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN74LVCC4245 is characterized for operation from -40°C to 85°C .

**DB, DW, OR PW PACKAGE
(TOP VIEW)**



PRODUCT PREVIEW

FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1997, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75266

SN74LVCC4245

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS584A - NOVEMBER 1996 - REVISED JANUARY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V_{CCA} and V_{CCB}	-0.5 V to 6 V
Input voltage range, V_I (see Note 1): I/O ports	-0.5 to $V_{CC} + 0.5$ V
Except I/O ports	-0.5 to $V_{CCA} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CCA} , V_{CCB} , or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. This value is limited to 6 V maximum.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN74LVCC4245
OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE
AND 3-STATE OUTPUTS

SCAS584A - NOVEMBER 1996 - REVISED JANUARY 1997

recommended operating conditions (see Note 2)

		V _{CCA}	V _{CCB}	MIN	NOM	MAX	UNIT
V _{CCA}	Supply voltage			4.5	5	5.5	V
V _{CCB}	Supply voltage			2.7	3.3	5.5	V
V _{IHA}	High-level input voltage	V _O ≤ 0.1 V, V _O ≥ V _{CCA} - 0.1 V	4.5 V	2.7 V	2		V
				3.6 V	2		
				5.5 V	5.5 V	2	
V _{IHB}	High-level input voltage	V _O ≤ 0.1 V, V _O ≥ V _{CCB} - 0.1 V	4.5 V	2.7 V	2		V
				3.6 V	2		
				5.5 V	5.5 V	3.85	
V _{ILA}	Low-level input voltage	V _O ≤ 0.1 V, V _O ≥ V _{CCA} - 0.1 V	4.5 V	2.7 V		0.8	V
				3.6 V		0.8	
				5.5 V	5.5 V	0.8	
V _{ILB}	Low-level input voltage	V _O ≤ 0.1 V, V _O ≥ V _{CCB} - 0.1 V	4.5 V	2.7 V		0.8	V
				3.6 V		0.8	
				5.5 V	5.5 V	1.65	
V _{IA}	Input voltage				0	V _{CCA}	V
V _{IB}	Input voltage				0	V _{CCB}	V
V _{OA}	Output voltage				0	V _{CCA}	V
V _{OB}	Output voltage				0	V _{CCB}	V
I _{OHA}	High-level output current		4.5 V	3 V		-12	mA
			5 V	3 V		-24	
I _{OHB}	High-level output current		5 V	2.7 V		-12	mA
				3 V		-24	
I _{OLA}	Low-level output current		4.5 V	3 V		12	mA
			5 V	3 V		24	
I _{OLB}	Low-level output current		5 V	2.7 V		12	mA
				3 V		24	
ΔV/Δt	Input transition rise or fall rate				0	10	ns/V
T _A	Operating free-air temperature				-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



POST OFFICE BOX 555303 • DALLAS, TEXAS 75265

SN74LVCC4245
OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE
AND 3-STATE OUTPUTS

SCAS584A - NOVEMBER 1986 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PRODUCT PREVIEW

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	UNIT
V _{OHA}		I _{OH} = -100 μ A	4.5 V	3 V	4.4	4.49		V
		I _{OH} = -24 mA	4.5 V	3 V	3.76	4.25		
V _{OHB}	I _{OH} = -100 μ A		4.5 V	3 V	2.25	2.65		V
				4.5 V	2.7 V	2.2	2.5	
					3 V	2.46	2.85	
	I _{OH} = -24 mA		4.5 V	2.7 V	2	2.1		
				4.5 V	3 V	2.25	2.65	
V _{O LA}	I _{OL} = 100 μ A		4.5 V	3 V			0.1	V
	I _{OL} = 24 mA		4.5 V	3 V		0.21	0.44	
V _{O LB}	I _{OL} = 100 μ A		4.5 V	3 V			0.1	V
				4.5 V	2.7 V	0.11	0.44	
					2.7 V	0.22	0.5	
	I _{OL} = 24 mA		4.5 V	3 V	0.21	0.44		
				4.5 V		0.18	0.44	
I _I	Control pins	V _I = V _{CCA} or GND	5.5 V	3.6 V	±0.1	±1		μ A
				5.5 V	±0.1	±1		
I _{OZ} [†]	A or B ports	V _O = V _{CC} or GND, V _I = V _{IL} or V _{IH}	5.5 V	3.6 V	±0.5	±5		μ A
I _{CCA}	B to A	A _n = V _{CC} or GND	5.5 V	Open	8	80		μ A
		A _n = V _{CCA} or GND, B _n = V _{CCB} or GND	5.5 V	3.6 V	8	80		
				5.5 V		8	80	
I _{CCB}	A to B	A _n = V _{CCA} or GND, B _n = V _{CCB} or GND	5.5 V	3.6 V	5	50		μ A
				5.5 V		8	80	
$\Delta I_{CCA}^{\ddagger}$	A port	V _I = V _{CCA} - 2.1 V, Other inputs at V _{CCA} or GND, OE at GND and DIR at V _{CCA}	5.5 V	5.5 V	1.35	1.5		mA
	OE	V _I = V _{CCA} - 2.1 V, Other inputs at V _{CCA} or GND, DIR at V _{CCA} or GND	5.5 V	5.5 V	1	1.5		
	DIR	V _I = V _{CCA} - 2.1 V, Other inputs at V _{CCA} or GND, OE at V _{CCA} or GND	5.5 V	3.6 V	1	1.5		
$\Delta I_{CCB}^{\ddagger}$	B port	V _I = V _{CCB} - 0.6 V, Other inputs at V _{CCB} or GND, OE at GND and DIR at V _{CCB}	5.5 V	3.6 V	0.35	0.5		mA
C _i	Control inputs	V _I = V _{CCA} or GND	Open	Open		4.5		pF
C _{io}	A or B ports	V _O = V _{CCA} or GND	5 V	3.3 V		10		pF

[†] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CCB}.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCC4245
**OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE
AND 3-STATE OUTPUTS**
SCAS584A – NOVEMBER 1986 – REVISED JANUARY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V},$			$V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V},$			UNIT
			MIN	TYP†	MAX	MIN	TYP‡	MAX	
t_{PHL}	A	B	1	4.9	7	1	5.5	8	ns
t_{PLH}			1	4	6	1	5	7.5	
t_{PHL}	B	A	1	4.7	7	1	5.6	8	ns
t_{PLH}			1	3.9	6.5	1	4.3	6.5	
t_{PZL}	\overline{OE}	A	1	7.4	10	1	8	11	ns
t_{PZH}			1	6.1	8.5	1	6.3	8	
t_{PZL}	\overline{OE}	B	1	5.6	8	1	6.7	10	ns
t_{PZH}			1	5.7	8	1	6.9	10	
t_{PLZ}	\overline{OE}	A	1	2.9	5	1	2.9	5.5	ns
t_{PHZ}			1	3.4	6	1	3.4	6	
t_{PLZ}	\overline{OE}	B	1	3.8	6	1	4.2	7	ns
t_{PHZ}			1	4.8	7.5	1	6	9.5	
$t_{sk(o)}\$$	Data or output	Output	1	1.5		1	1.5		ns

† Typical values are at $T_A = 25^\circ\text{C}$, $V_{CCA} = 5 \text{ V}$, and $V_{CCB} = 5 \text{ V}$.


‡ Typical values are at $T_A = 25^\circ\text{C}$, $V_{CCA} = 5 \text{ V}$, and $V_{CCB} = 3.3 \text{ V}$.

§ Skew is the difference in the propagation delay of any two outputs of the same device. This parameter is ensured by design.

SN74LVCC4245
OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE
AND 3-STATE OUTPUTS

SCAS684A - NOVEMBER 1996 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION FOR B PORT (SEE NOTE E)




PRODUCT PREVIEW




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. This is to test the B port, with $V_{CCA} = 5.5 \text{ V}$ and $V_{CCB} = 5.5 \text{ V}$.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT (SEE NOTE E)



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	Open



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. This is to test the A and B ports, with $V_{CCA} = 5.6 \text{ V}$ and $V_{CCB} = 3.6 \text{ V}$.

Figure 2. Load Circuit and Voltage Waveforms