

4A, -200V, 1.32 Ohm, Rad Hard, P-Channel Power MOSFETs

June 1998

Features

- 4A, -200V, RDS(on) = 1.32Ω
- Second Generation Rad Hard MOSFET Results From New Design Concepts
- Gamma Meets Pre-Rad Specifications to 100KRAD(Si)
 - Defined End Point Specs at 300KRAD(Si) and 1000KRAD(Si)
 - Performance Permits Limited Use to 3000KRAD(Si)
- Gamma Dot Survives 3E9RAD(Si)/sec at 80% BVDSS Typically
- Survives 2E12 Typically If Current Limited to IDM
- Photo Current 3.0nA Per-RAD(Si)/sec Typically
- Neutron Pre-RAD Specifications for 1E13 Neutrons/cm²
 - Usable to 1E14 Neutrons/cm²

Description


Intersil has designed a series of SECOND GENERATION hardened power MOS-FETs of both N and P channel enhancement types with ratings from 100V to 500V, 1A to 60A, and on resistance as low as 25mΩ. Total dose hardness is offered at 100K RAD(Si) and 1000KRAD(Si) with neutron hardness ranging from 1E13n/cm² for 500V product to 1E14n/cm² for 100V product. Dose rate hardness (GAMMA DOT) exists for rates to 1E9 without current limiting and 2E12 with current limiting.

This MOSFET is an enhancement-mode silicon-gate power field effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to exhibit minimal characteristic changes to total dose (GAMMA) and neutron (n^o) exposures. Design and processing efforts are also directed to enhance survival to heavy ion (SEE) and/or dose rate (GAMMA DOT) exposure.

This part may be supplied as a die or in various packages other than shown above. Reliability screening is available as either non TX (commercial), TX equivalent of MIL-S-19500, TXV equivalent of MIL-S-19500, or space equivalent of MIL-S-19500. Contact the Intersil Corporation High-Reliability Marketing group for any desired deviations from the data sheet.


Package

TO-257AA



CAUTION: Beryllia Warning per MIL-S-19500 refer to package specifications.

Symbol




Absolute Maximum Ratings (TC = +25°C) Unless Otherwise Specified

	FRS9230D, R, H	UNITS
Drain-Source VoltageVDS	-200	V
Drain-Gate Voltage (RGS = $20k\Omega$)	-200	V
Continuous Drain Current		
$TC = +25^{\circ}C$	4	Α
TC = +100°C	2	Α
Pulsed Drain Current	12	Α
Gate-Source Voltage	±20	V
Maximum Power Dissipation		
TC = +25°C	50	W
TC = +100°C	20	W
Derated Above +25°C	0.40	W/°C
Inductive Current, Clamped, L = 100μH, (See Test Figure)ILM	12	Α
Continuous Source Current (Body Diode)	4	Α
Pulsed Source Current (Body Diode)	12	Α
Operating And Storage Temperature	-55 to +150	°C
Lead Temperature (During Soldering)		
Distance > 0.063 in. (1.6mm) From Case, 10s Max	300	°C

Pre-Radiation Electrical Specifications TC = +25°C, Unless Otherwise Specified

				LIMITS		
PARAMETER SYME		TEST CONDITIONS	MIN	MAX	UNITS	
Drain-Source Breakdown Volts	BVDSS	S VGS = 0, ID = 1mA		-	V	
Gate-Threshold Volts	VGS(th)	VDS = VGS, ID = 1mA	-2.0	-4.0	V	
Gate-Body Leakage Forward	IGSSF	VGS = -20V	-	100	nA	
Gate-Body Leakage Reverse	IGSSR	VGS = +20V	-	100	nA	
Zero-Gate Voltage Drain Current	IDSS1 IDSS2 IDSS3	VDS = -200V, VGS = 0 VDS = -160V, VGS = 0 VDS = -160V, VGS = 0, TC = +125°C	- - -	1 0.025 0.25	mA	
Rated Avalanche Current	IAR	Time = 20μs	-	12	А	
Drain-Source On-State Volts	VDS(on)	VGS = -10V, ID = 4A	-	-5.54	V	
Drain-Source On Resistance	RDS(on)	VGS = -10V, ID = 2A	-	1.32	Ω	
Turn-On Delay Time	td(on)	$td(on) \hspace{1cm} VDD = -100V, \hspace{1cm} ID = 4A$ $tr \hspace{1cm} Pulse \hspace{1cm} Width = 3\mu s$ $td(off) \hspace{1cm} Period = 300\mu s, \hspace{1cm} Rg = 25\Omega$		48	ns	
Rise Time	tr			158		
Turn-Off Delay Time	td(off)			111		
Fall Time	tf	0 ≤ VGS ≤ 10 (See Test Circuit)	-	52		
Gate-Charge Threshold	QG(th)		1	4		
Gate-Charge On State	QG(on)]	15	60	nc	
Gate-Charge Total	QGM	VDD = -100V, ID = 4A IGS1 = IGS2	31	124		
Plateau Voltage	VGP	0 ≤ VGS ≤ 20	-3	-13	V	
Gate-Charge Source	QGS]	4	16	no	
Gate-Charge Drain	QGD]	5	22	nc	
Diode Forward Voltage	VSD	ID = 4A, VGD = 0	-0.6	-1.8	V	
Reverse Recovery Time	TT	I = 4A; di/dt = 100A/μs	-	400	ns	
Junction-To-Case	Rθjc		-	2.5	°C/W	
Junction-To-Ambient	Rθja	Rθja Free Air Operation -		60	1	




Post-Radiation Electrical Specifications TC = +25°C, Unless Otherwise Specified


					LIM	IITS	
PARAME	TER	SYMBOL	TYPE	TEST CONDITIONS	MIN	MAX	UNITS
Drain-Source Breakdown Volts	(Note 4, 6)	BVDSS	FRS9230D, R	VGS = 0, ID = 1mA	-200	-	V
Dieakdowii voits	(Note 5, 6)	BVDSS	FRS9230H	VGS = 0, ID = 1mA	-190	-	V
Gate-Source Threshold Volts	(Note 4, 6)	VGS(th)	FRS9230D, R	VGS = VDS, ID = 1mA	-2.0	-4.0	V
Threshold Volts	(Note 3, 5, 6)	VGS(th)	FRS9230H	VGS = VDS, ID = 1mA	-2.0	-6.0	V
Gate-Body Leakage Forward	(Note 4, 6)	IGSSF	FRS9230D, R	VGS = -20V, VDS = 0	-	100	nA
Leakage Folward	(Note 5, 6)	IGSSF	FRS9230H	VGS = -20V, VDS = 0	-	200	nA
Gate-Body Leakage Reverse	(Note 2, 4, 6)	IGSSR	FRS9230D, R	VGS = 20V, VDS = 0	-	100	nA
Leakage neverse	(Note 2, 5, 6)	IGSSR	FRS9230H	VGS = 20V, VDS = 0	-	200	nA
Zero-Gate Voltage Drain Current	(Note 4, 6)	IDSS	FRS9230D, R	VGS = 0, VDS = -160V	-	25	μΑ
Diam Current	(Note 5, 6)	IDSS	FRS9230H	VGS = 0, VDS = -160V	-	100	μΑ
Drain-Source On-State Volts	(Note 1, 4, 6)	VDS(on)	FRS9230D, R	VGS = -10V, ID = 4A	-	-5.54	V
On State voits	(Note 1, 5, 6)	VDS(on)	FRS9230H	VGS = -16V, ID = 4A	-	-8.31	V
Drain-Source On Resistance	(Note 1, 4, 6)	RDS(on)	FRS9230D, R	VGS = -10V, ID = 2A	-	1.32	Ω
On Hesistatice	(Note 1, 5, 6)	RDS(on)	FRS9230H	VGS = -14V, ID = 2A	-	1.98	Ω


NOTES:


- 1. Pulse test, 300μs max
- 2. Absolute value
- 3. Gamma = 300KRAD(Si)
- 4. Gamma = 10KRAD(Si) for "D", 100KRAD(Si) for "R". Neutron = 1E13
- 5. Gamma = 1000KRAD(Si). Neutron = 1E13
- 6. Insitu Gamma bias must be sampled for both VGS = -10V, VDS = 0V and VGS = 0V, VDS = 80% BVDSS
- 7. Gamma data taken 2/19/90 on TA 17732 devices by GE ASTRO SPACE; EMC/SURVIVABILITY LABORATORY; KING OF PRUSSIA, PA 19401
- 8. Single event drain burnout testing by Titus, J.L., et al of NWSC, Crane, IN at Brookhaven Nat. Lab. Dec 11-14, 1989
- 9. Neutron derivation, INTERSIL Application note AN-8831, Oct. 1988

Typical Performance Characteristics











Typical Performance Characteristics





Rad Hard Data Packages - Intersil Power Transistors

TXV Equivalent

G. Group D

1. Rad Hard TXV Equivalent - Standard Data Package

- A. Certificate of Compliance
- B. Assembly Flow Chart
- C. Preconditioning Attributes Data Sheet D. Group A - Attributes Data Sheet E. Group B - Attributes Data Sheet F. Group C - Attributes Data Sheet

2. Rad Hard TXV Equivalent - Optional Data Package

- A. Certificate of Compliance
- B. Assembly Flow Chart
- C. Preconditioning Attributes Data Sheet
 - Precondition Lot Traveler

- Attributes Data Sheet

- Pre and Post Burn-In Read and Record
- D. Group A - Attributes Data Sheet - Group A Lot Traveler
- E. Group B - Attributes Data Sheet - Group B Lot Traveler
 - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup B3) - Bond Strength Data (Subgroup B3) - Pre and Post High Temperature Operating Life Read and Record Data (Subgroup B6)
- Attributes Data Sheet F. Group C
 - Group C Lot Traveler
 - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup C6) - Bond Strength Data (Subgroup C6)
- Attributes Data Sheet G. Group D
 - Group D Lot Traveler
 - Pre and Post RAD Read and Record Data

Class S - Equivalents

1. Rad Hard "S" Equivalent - Standard Data Package

- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report

E. Preconditioning Attributes Data Sheet

Hi-Rel Lot Traveler

HTRB - Hi Temp Gate Stress Post Reverse

Bias Data and Delta Data

HTRB - Hi Temp Drain Stress Post Reverse

Bias Delta Data

F. Group A - Attributes Data Sheet G. Group B - Attributes Data Sheet H. Group C - Attributes Data Sheet

I. Group D - Attributes Data Sheet


2. Rad Hard Max. "S" Equivalent - Optional Data Package

- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report
- E. Preconditioning Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - HTRB Hi Temp Gate Stress Post Reverse Bias Data and Delta Data - HTRB - Hi Temp Drain Stress Post
 - Reverse Bias Delta Data - X-Ray and X-Ray Report
- Attributes Data Sheet F. Group A
 - Hi-Rel Lot Traveler
 - Subgroups A2, A3, A4, A5 and A7 Data
- G. Group B - Attributes Data Sheet - Hi-Rel Lot Traveler

 - Subgroups B1, B3, B4, B5 and B6 Data
- H. Group C - Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Subgroups C1, C2, C3 and C6 Data
- I. Group D - Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Pre and Post Radiation Data

TO-257AA

3 LEAD JEDEC TO-257AA HERMETIC METAL PACKAGE



	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.190	0.200	4.83	5.08	-
A ₁	0.035	0.045	0.89	1.14	-
Øb	0.025	0.035	0.64	0.88	2, 3
Øb ₁	0.060	0.090	1.53	2.28	-
D	0.645	0.665	16.39	16.89	-
E	0.410	0.420	10.42	10.66	-
е	0.100 TYP		2.54 TYP		4
e ₁	0.200 BSC		5.08 BSC		4
H ₁	0.230	0.250	5.85	6.35	-
J ₁	0.110	0.130	2.80	3.30	4
L	0.600	0.650	15.24	16.51	-
L ₁	-	0.035	-	0.88	-
ØP	0.140	0.150	3.56	3.81	-
Q	0.113	0.133	2.88	3.37	-

NOTES:

- 1. These dimensions are within allowable dimensions of Rev. B of JEDEC TO-257AA dated 9-88.
- 2. Add typically 0.002 inches (0.05mm) for solder coating.
- 3. Lead dimension (without solder).
- 4. Position of lead to be measured 0.150 inches (3.81mm) from bottom of dimension D.
- 5. Die to base BeO isolated, terminals to case ceramic isolated.
- 6. Controlling dimension: Inch.
- 7. Revision 1 dated 1-93.

WARNING!

BERYLLIA WARNING PER MIL-S-19500

Packages containing beryllium oxide (BeO) shall not be ground, machined, sandblasted, or subject to any mechanical operation which will produce dust containing any beryllium compound. Packages containing any beryllium compound shall not be subjected to any chemical process (etching, etc.) which will produce fumes containing beryllium or its' compounds.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	POP^{TM}	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT TM	GTO™ .	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC TM
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET™
E ² CMOS TM	MicroFET™	SILENT SWITCHER ®	VCX^{TM}
EnSigna™	MICROWIRE™	SMART START™	

FACT Quiet SeriesTM OPTOPLANARTM Star* PowerTM
Star* PowerTM
StealthTM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.