

SRAM

256K x 4 SRAM

REVOLUTIONARY PINOUT, 3.3V
OPERATION WITH SINGLE CHIP ENABLE

FEATURES

- All I/O pins are 5V tolerant
- High speed: 12*, 15, 20 and 25ns
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with \overline{CE} and \overline{OE} options
- Automatic \overline{CE} power down
- All inputs and outputs are TTL-compatible
- High-performance, low-power, CMOS double-metal process
- Single +3.3V $\pm 0.3V$ power supply
- Fast \overline{OE} access times: 8, 10 and 12ns
- Complies to JEDEC low-voltage TTL standards

OPTIONS

- Timing

12ns access	-12*
15ns access	-15
20ns access	-20
25ns access	-25
- Packages


32-pin SOJ (400 mil)	DJ
----------------------	----
- 2V data retention (optional) L
- Temperature

Commercial (0°C to +70°C)	None
---------------------------	------
- Part Number Example: MT5LC256K4D4DJ-20 L

*Consult the factory for availability.

MARKING

PIN ASSIGNMENT (Top View)

32-Pin SOJ
(SD-5)

3.3V ASYNCHRONOUS SRAM

GENERAL DESCRIPTION

The MT5LC256K4D4 is organized as a 262,144 x 4 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

This device offers multiple center power and ground pins for improved performance. For flexibility in high-speed memory applications, Micron offers chip enable (\overline{CE}) and output enable (\overline{OE}) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.


Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is

accomplished when \overline{WE} remains HIGH while output enable (\overline{OE}) and \overline{CE} are LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +3.3V power supply and all inputs and outputs are fully TTL-compatible. These 3.3V devices are ideal for 3.3V-only and mixed 3.3V and 5V systems. All input pins and bidirectional pins are 5V-tolerant, meaning that 5V devices can directly drive these devices without increased current or any damaging effects. Refer to Technical Note TN-05-16 for further information.

FUNCTIONAL BLOCK DIAGRAM

3.3V ASYNCHRONOUS SRAM



TRUTH TABLE

MODE	\overline{OE}	\overline{CE}	\overline{WE}	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

PIN DESCRIPTIONS

SOJ AND TSOP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
5, 4, 3, 2, 32, 31, 30, 29, 28, 22, 21, 20, 19, 18, 15, 14, 13, 12	A0-A17	Input	Address Inputs: These inputs determine which cell is addressed.
11	\overline{WE}	Input	Write Enable: This input determines if the cycle is a READ or WRITE cycle. \overline{WE} is LOW for a WRITE cycle and HIGH for a READ cycle.
6	\overline{CE}	Input	Chip Enable: This active LOW input is used to enable the device. When \overline{CE} is HIGH, the chip is disabled and automatically goes into standby power mode.
27	\overline{OE}	Input	Output Enable: This active LOW input enables the output drivers.
7, 10, 23, 26	DQ1-DQ4	Input/ Output	SRAM Data I/O: Data inputs and tristate data outputs.
8, 24	Vcc	Supply	Power Supply: 3.3V \pm 0.3V
9, 25	Vss	Supply	Ground: GND
1, 16, 17	NC	-	No Connect: These signals are not internally connected.

3.3V ASYNCHRONOUS SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-0.5V to +4.6V
V _{IN}	-0.5V to +6.0V
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

3.3V ASYNCHRONOUS SRAM
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(0°C ≤ T_A ≤ 70°C; V_{CC} = 3.3V ± 0.3V)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.0	5.5	V	1, 2
Input Low (Logic 0) Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-1	1	μA	
Output Leakage Current	Output(s) disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-1	1	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	3.0	3.6	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX				UNITS	NOTES
				-12	-15	-20	-25		
Power Supply Current: Operating	$\overline{CE} \leq V_{IL}$; V _{CC} = MAX f = MAX = 1/4RC outputs open	I _{CC}	165	280	230	180	160	mA	3, 15
Power Supply Current: Standby	$\overline{CE} \geq V_{IH}$; V _{CC} = MAX f = MAX = 1/4RC outputs open	I _{SB1}	35	60	50	40	35	mA	15
	$\overline{CE} \geq V_{CC} - 0.2V$; V _{CC} = MAX V _{IN} ≤ V _{SS} + 0.2V or V _{IN} ≥ V _{CC} - 0.2V; f = 0	I _{SB2}	0.5	5	5	5	5	mA	15

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T _A = 25°C; f = 1 MHz V _{CC} = 3.3V	C _I	5	pF	4
Output Capacitance		C _O	5	pF	4

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13, 15) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$)

DESCRIPTION	SYM	-12		-15		-20		-25		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ Cycle											
READ cycle time	^t RC	12		15		20		25		ns	
Address access time	^t AA		12		15		20		25	ns	
Chip Enable access time	^t ACE		12		15		20		25	ns	
Output hold from address change	^t OH	3		4		4		4		ns	
Chip Enable to output in Low-Z	^t LZCE	4		5		5		5		ns	7
Chip disable to output in High-Z	^t HZCE		6		6		8		8	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		ns	
Chip disable to power-down time	^t PD		12		15		20		25	ns	
Output Enable access time	^t AOE		6		8		10		12	ns	
Output Enable to output in Low-Z	^t LZOE	0		0		0		0		ns	
Output disable to output in High-Z	^t HZOE		6		6		8		8	ns	6
WRITE Cycle											
WRITE cycle time	^t WC	12		15		20		25		ns	
Chip Enable to end of write	^t CW	10		12		13		15		ns	
Address valid to end of write	^t AW	9		10		12		14		ns	
Address setup time	^t AS	0		0		0		0		ns	
Address hold from end of write	^t AH	0		0		0		0		ns	
WRITE pulse width	^t WP1	9		10		12		14		ns	
WRITE pulse width	^t WP2	10		10		12		14		ns	
Data setup time	^t DS	6		8		10		10		ns	
Data hold time	^t DH	0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	3		3		3		3		ns	7
Write Enable to output in High-Z	^t HZWE		6		6		8		8	ns	6, 7

3.3V ASYNCHRONOUS SRAM

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

3.3V ASYNCHRONOUS SRAM


NOTES

- All voltages referenced to V_{SS} (GND).
- Overshoot: V_{IH} ≤ +6.0V for t ≤ ¹t_{RC}/2
Undershoot: V_{IL} ≥ -2.0V for t ≤ ¹t_{RC}/2
Power-up: V_{IH} ≤ +6.0V and V_{CC} ≤ 3.1V for t ≤ 200msec.
- I_{CC} is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded and $f = \frac{1}{t_{RC}(\text{MIN})}$ Hz.
- This parameter is sampled.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- ¹t_{HZCE}, ¹t_{HZOE} and ¹t_{HZWE} are specified with C_L = 5pF as in Fig. 2. Transition is measured ±200mV from steady state voltage.
- At any given temperature and voltage condition, ¹t_{HZCE} is less than ¹t_{LZCE}, and ¹t_{HZWE} is less than ¹t_{LZWE}.
- $\overline{\text{WE}}$ is HIGH for READ cycle.
- Device is continuously selected. Chip enable and output enables are held in their active state.
- Address valid prior to, or coincident with, latest occurring chip enable.
- ¹t_{RC} = Read Cycle Time.
- Chip enable and write enable can initiate and terminate a WRITE cycle.
- The output will be in the High-Z state if output enable is high.
- Typical currents are measured at 25°C.
- Typical values are measured at 3.3V, 25°C and 15ns cycle time.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2			V	
Data Retention Current	$\overline{\text{CE}} \geq (V_{CC} - 0.2V)$ $V_{IN} \geq (V_{CC} - 0.2V)$ or ≤ 0.2V V _{CC} = 2V	I _{CCDR}		70	300	μA	14
Chip Deselect to Data Retention Time		¹ t _{CDR}	0			ns	4
Operation Recovery Time		¹ t _R	¹ t _{RC}			ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM



READ CYCLE NO. 1^{8,9}



READ CYCLE NO. 2^{7,8,10}





DON'T CARE

UNDEFINED

3.3V ASYNCHRONOUS SRAM


3.3V ASYNCHRONOUS SRAM

WRITE CYCLE NO. 1¹²
(Chip Enable Controlled)**WRITE CYCLE NO. 2**¹²
(Write Enable Controlled)

 DON'T CARE
 UNDEFINED

NOTE: Output enable (\overline{OE}) is inactive (HIGH).

WRITE CYCLE NO. 3 7, 12, 13
 (Write Enable Controlled)



3.3V ASYNCHRONOUS SRAM

NOTE: Output enable (\overline{OE}) is active (LOW).