

# M5M4V18160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

WTSUBS'HS'LS

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

## FEATURES

| Type name           | RAS access time (max.ns) | CAS access time (max.ns) | Address access time (max.ns) | OE access time (max.ns) | Cycle time (min.ns) | Power dissipation (typ.mW) |
|---------------------|--------------------------|--------------------------|------------------------------|-------------------------|---------------------|----------------------------|
| M5M4V18160BXX-6,-6S | 60                       | 15                       | 30                           | 15                      | 110                 | 450                        |
| M5M4V18160BXX-7,-7S | 70                       | 20                       | 35                           | 20                      | 130                 | 390                        |
| M5M4V18160BXX-8,-8S | 80                       | 20                       | 40                           | 20                      | 150                 | 330                        |




XX=J,TP,RT

- Standard 42pin SOJ, 50pin TSOP
- Single 3.3V  $\pm$  0.3V supply
- Low stand-by power dissipation  
3.6mW (Max) ..... CMOS Input level
- Low operating power dissipation  
M5M4V18160Bxx-6,-6S ..... 540.0mW (Max)  
M5M4V18160Bxx-7,-7S ..... 470.0mW (Max)  
M5M4V18160Bxx-8,-8S ..... 400.0mW (Max)
- Fast-page mode, Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
- All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A<sub>0</sub> ~ A<sub>9</sub>)

## APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

## PIN CONFIGURATION ( TOP VIEW )



# M5M4V18160BJ, TP, RT-6, -7, -8, -6S, -7S, -8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### FUNCTION


The M5M4V18160BJ, TP, RT provide, in addition to normal read, write, and read-modify-write operations, a number of other

functions, e.g., fast page mode,  $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

| Operation  | Inputs                  |                          |                          |                       |                        | Input/Output |          |
|--|-------------------------|--------------------------|--------------------------|-----------------------|------------------------|--------------|----------|
|  | $\overline{\text{RAS}}$ | $\overline{\text{LCAS}}$ | $\overline{\text{UCAS}}$ | $\overline{\text{W}}$ | $\overline{\text{OE}}$ | DQ1-DQ8      | DQ9-DQ16 |
| Lower byte Read  | ACT                     | ACT                      | NAC                      | NAC                   | ACT                    | DOUT         | OPN      |
| Upper byte Read  | ACT                     | NAC                      | ACT                      | NAC                   | ACT                    | OPN          | DOUT     |
| Word Read  | ACT                     | ACT                      | ACT                      | NAC                   | ACT                    | DOUT         | DOUT     |
| Lower Byte Write   | ACT                     | ACT                      | NAC                      | ACT                   | NAC                    | DIN          | DNC      |
| Upper Byte Write   | ACT                     | NAC                      | ACT                      | ACT                   | NAC                    | DNC          | DIN      |
| Word write   | ACT                     | ACT                      | ACT                      | ACT                   | NAC                    | DIN          | DIN      |
| $\overline{\text{RAS}}$ -only refresh                          | ACT                     | NAC                      | NAC                      | DNC                   | DNC                    | OPN          | OPN      |
| Hidden refresh   | ACT                     | ACT                      | ACT                      | NAC                   | ACT                    | DOUT         | DOUT     |
| $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh | ACT                     | ACT                      | ACT                      | DNC                   | DNC                    | OPN          | OPN      |
| Stand-by   | NAC                     | DNC                      | DNC                      | DNC                   | DNC                    | OPN          | OPN      |

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open



# M5M4V18160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### ABSOLUTE MAXIMUM RATINGS

| Symbol           | Parameter             | Conditions                      | Ratings   | Unit |
|------------------|-----------------------|---------------------------------|-----------|------|
| V <sub>CC</sub>  | Supply voltage        | With respect to V <sub>SS</sub> | -0.5~4.6  | V    |
| V <sub>I</sub>   | Input voltage         |                                 | -0.5~4.6  | V    |
| V <sub>O</sub>   | Output voltage        |                                 | -0.5~4.6  | V    |
| I <sub>O</sub>   | Output current        |                                 | 50        | mA   |
| P <sub>d</sub>   | Power dissipation     | T <sub>a</sub> =25°C            | 1000      | mW   |
| T <sub>opr</sub> | Operating temperature |                                 | 0 ~ 70    | °C   |
| T <sub>stg</sub> | Storage temperature   |                                 | -65 ~ 150 | °C   |

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0~70°C, unless otherwise noted) (Note 1)

| Symbol          | Parameter                            | Limits |     |                      | Unit |
|-----------------|--------------------------------------|--------|-----|----------------------|------|
|                 |                                      | Min    | Nom | Max                  |      |
| V <sub>CC</sub> | Supply voltage                       | 3.3    | 3.3 | 3.6                  | V    |
| V <sub>SS</sub> | Supply voltage                       | 0      | 0   | 0                    | V    |
| V <sub>IH</sub> | High-level input voltage, all inputs | 2.0    |     | V <sub>CC</sub> +0.3 | V    |
| V <sub>IL</sub> | Low-level input voltage, all inputs  | -0.3   |     | 0.8                  | V    |

Note 1 : All voltage values are with respect to V<sub>SS</sub>.

### ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=3.3V ± 0.3V, V<sub>SS</sub>=0V, unless otherwise noted) (Note 2)

| Symbol                | Parameter   | Test conditions  | Limits   |     |                 | Unit |
|-----------------------|---|--|--|-----|-----------------|------|
|                       |   |  | Min  | Typ | Max             |      |
| V <sub>OH</sub>       | High-level output voltage   | I <sub>OH</sub> =-2.0mA  | 2.4  |     | V <sub>CC</sub> | V    |
| V <sub>OL</sub>       | Low-level output voltage  | I <sub>OL</sub> =2.0mA   | 0  |     | 0.4             | V    |
| I <sub>OZ</sub>       | Off-state output current  | Q floating, 0V ≤ V <sub>OUT</sub> ≤ 3.3V                           | -10  |     | 10              | μA   |
| I <sub>I</sub>        | Input current   | 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> -0.3V, Other inputs pins=0V | -10  |     | 10              | μA   |
| I <sub>CC1</sub> (AV) | Average supply current from V <sub>CC</sub> operating<br>(Note 3,4,5)               | M5M4V18160B-6-6S   | RAS, CAS cycling<br>trc=twc=min,<br>output open                |     | 150             | mA   |
|                       |   | M5M4V18160B-7-7S   |  |     | 130             |      |
|                       |   | M5M4V18160B-8-8S   |  |     | 110             |      |
| I <sub>CC2</sub>      | Supply current from V <sub>CC</sub> , stand-by (Note 6)                             | RAS = CAS = V <sub>IH</sub> , output open                          |  | 2   | mA              |      |
|                       |   | RAS = CAS ≥ V <sub>CC</sub> - 0.2V                                 |  | 0.5 |                 |      |
| I <sub>CC3</sub> (AV) | Average supply current from V <sub>CC</sub> refreshing<br>(Note 3,5)                | M5M4V18160B-6-6S   | RAS cycling, CAS = V <sub>IH</sub><br>trc=min,<br>output open  |     | 150             | mA   |
|                       |   | M5M4V18160B-7-7S   |  |     | 130             |      |
|                       |   | M5M4V18160B-8-8S   |  |     | 110             |      |
| I <sub>CC4</sub> (AV) | Average supply current from V <sub>CC</sub> Fast-Page-Mode<br>(Note 3,4,5)          | M5M4V18160B-6-6S   | RAS = V <sub>IL</sub> , CAS cycling<br>tpc=min,<br>output open |     | 70              | mA   |
|                       |   | M5M4V18160B-7-7S   |  |     | 60              |      |
|                       |   | M5M4V18160B-8-8S   |  |     | 50              |      |
| I <sub>CC6</sub> (AV) | Average supply current from V <sub>CC</sub> CAS before RAS refresh mode<br>(Note 3) | M5M4V18160B-6-6S   | CAS before RAS refresh cycling<br>trc=min,<br>output open      |     | 150             | mA   |
|                       |   | M5M4V18160B-7-7S   |  |     | 130             |      |
|                       |   | M5M4V18160B-8-8S   |  |     | 110             |      |

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1</sub> (AV), I<sub>CC3</sub> (AV) and I<sub>CC4</sub> (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1</sub> (AV) and I<sub>CC4</sub> (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS = V<sub>IL</sub> and LCASUCAS = V<sub>IH</sub>.

### CAPACITANCE (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=3.3V ± 0.3V, V<sub>SS</sub>=0V, unless otherwise noted)

| Symbol              | Parameter                            | Test conditions  | Limits |     |     | Unit |
|---------------------|--------------------------------------|--|--------|-----|-----|------|
|                     |                                      |  | Min    | Typ | Max |      |
| C <sub>I(A)</sub>   | Input capacitance, address inputs    | V <sub>i</sub> =V <sub>SS</sub><br>f=1MHz<br>V <sub>i</sub> =25mVrms |        |     | 5   | pF   |
| C <sub>I(ŌE)</sub>  | Input capacitance, ŌE input          |  |        |     | 7   | pF   |
| C <sub>I(W)</sub>   | Input capacitance, W input           |  |        |     | 7   | pF   |
| C <sub>I(RAS)</sub> | Input capacitance, RAS input         |  |        |     | 7   | pF   |
| C <sub>I(CAS)</sub> | Input capacitance, CAS input         |  |        |     | 7   | pF   |
| C <sub>I(O)</sub>   | Input/Output capacitance, data ports |  |        |     | 8   | pF   |

# M5M4V18160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### SWITCHING CHARACTERISTICS (Ta=0 ~ 70°C, Vcc=3.3V ± 0.3V, Vss=0V, unless otherwise noted, see notes 6,13,14)

| Symbol | Parameter                                       | Limits            |     |                   |     |                   |     | Unit |
|--------|---|-------------------|-----|-------------------|-----|-------------------|-----|------|
|        |   | M5M4V18160B-6,-6S |     | M5M4V18160B-7,-7S |     | M5M4V18160B-8,-8S |     |      |
|        |   | Min               | Max | Min               | Max | Min               | Max |      |
| tCAC   | Access time from CAS (Note7,8)                  |                   | 15  |                   | 20  |                   | 20  | ns   |
| tRAC   | Access time from RAS (Note7,9)                  |                   | 60  |                   | 70  |                   | 80  | ns   |
| tAA    | Column address access time (Note 7,10)          |                   | 30  |                   | 35  |                   | 40  | ns   |
| tCPA   | Access time from CAS precharge (Note 7,11)      |                   | 35  |                   | 40  |                   | 45  | ns   |
| tOEA   | Access time from OE (Note 7)                    |                   | 15  |                   | 20  |                   | 20  | ns   |
| tOLZ   | Output low impedance time from CAS low (Note 7) | 5                 |     | 5                 |     | 5                 |     | ns   |
| tOFF   | Output disable time after CAS high (Note 12)    | 0                 | 15  | 0                 | 15  | 0                 | 15  | ns   |
| tOEZ   | Output disable time after OE high (Note 12)     | 0                 | 15  | 0                 | 15  | 0                 | 15  | ns   |

- Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).  
 Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 16.4 ms) of RAS inactivity before proper device operation is achieved.
- 7: Measured with a load circuit equivalent to 2TTL loads and 100pF. The reference levels for measuring of output signals are 2.0V(VOH) and 0.8V(VOL).
- 8: Assumes that  $t_{RCO} \geq t_{RCO(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .
- 9: Assumes that  $t_{RCO} \leq t_{RCO(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{RCO}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{RCO}$  exceeds the value shown.
- 10: Assumes that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .
- 11: Assumes that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .
- 12:  $t_{OFF(max)}$  and  $t_{OEZ(max)}$  defines the time at which the output achieves the high impedance state ( $I_{out} \leq |\pm 10 \mu A|$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

### TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0 ~ 70°C, Vcc=3.3V ± 0.3V, Vss=0V, unless otherwise noted, see notes 13,14)

| Symbol | Parameter   | Limits            |      |                   |      |                   |      | Unit |
|--------|---|-------------------|------|-------------------|------|-------------------|------|------|
|        |   | M5M4V18160B-6,-6S |      | M5M4V18160B-7,-7S |      | M5M4V18160B-8,-8S |      |      |
|        |   | Min               | Max  | Min               | Max  | Min               | Max  |      |
| tREF   | Refresh cycle time                                |                   | 16.4 |                   | 16.4 |                   | 16.4 | ms   |
| tRP    | RAS high pulse width                              | 40                |      | 50                |      | 60                |      | ns   |
| tRCO   | Delay time, RAS low to CAS low (Note15)           | 20                | 45   | 20                | 50   | 20                | 60   | ns   |
| tCRP   | Delay time, CAS high to RAS low                   | 10                |      | 10                |      | 10                |      | ns   |
| tRPC   | Delay time, RAS high to CAS low                   | 0                 |      | 0                 |      | 0                 |      | ns   |
| tCPN   | CAS high pulse width                              | 10                |      | 10                |      | 10                |      | ns   |
| tRAD   | Column address delay time from RAS low (Note16)   | 15                | 30   | 15                | 35   | 15                | 40   | ns   |
| tASR   | Row address setup time before RAS low             | 0                 |      | 0                 |      | 0                 |      | ns   |
| tASC   | Column address setup time before CAS low (Note17) | 0                 | 10   | 0                 | 10   | 0                 | 10   | ns   |
| tRAH   | Row address hold time after RAS low               | 10                |      | 10                |      | 10                |      | ns   |
| tCAH   | Column address hold time after CAS low            | 15                |      | 15                |      | 15                |      | ns   |
| tDZC   | Delay time, data to CAS low (Note18)              | 0                 |      | 0                 |      | 0                 |      | ns   |
| tDZO   | Delay time, data to OE low (Note18)               | 0                 |      | 0                 |      | 0                 |      | ns   |
| tCDD   | Delay time, CAS high to data (Note19)             | 15                |      | 15                |      | 15                |      | ns   |
| tODD   | Delay time, OE high to data (Note19)              | 15                |      | 15                |      | 15                |      | ns   |
| tT     | Transition time (Note20)                          | 1                 | 50   | 1                 | 50   | 1                 | 50   | ns   |

- Note 13: The timing requirements are assumed  $t_T = 5ns$ .
- 14:  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals.
- 15:  $t_{RCO(max)}$  is specified as a reference point only. If  $t_{RCO}$  is less than  $t_{RCO(max)}$ , access time is  $t_{RAC}$ . If  $t_{RCO}$  is greater than  $t_{RCO(max)}$ , access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .  $t_{RCO(min)}$  is specified as  $t_{RCO(min)} = t_{RAH(min)} + 2t_T + t_{ASC(min)}$ .
- 16:  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ , access time is controlled exclusively by  $t_{AA}$ .
- 17:  $t_{ASC(max)}$  is specified as a reference point only. If  $t_{RCO} \geq t_{RCO(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ , access time is controlled exclusively by  $t_{CAC}$ .
- 18: Either  $t_{DZC}$  or  $t_{DZO}$  must be satisfied.
- 19: Either  $t_{CDD}$  or  $t_{ODD}$  must be satisfied.
- 20:  $t_T$  is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .

# M5M4V18160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Read and Refresh Cycles

| Symbol           | Parameter   | Limits            |       |                   |       |                   |       | Unit |
|------------------|---|-------------------|-------|-------------------|-------|-------------------|-------|------|
|                  |   | M5M4V18160B-6,-6S |       | M5M4V18160B-7,-7S |       | M5M4V18160B-8,-8S |       |      |
|                  |   | Min               | Max   | Min               | Max   | Min               | Max   |      |
| t <sub>RC</sub>  | Read cycle time                                       | 110               |       | 130               |       | 150               |       | ns   |
| t <sub>RAS</sub> | $\overline{RAS}$ low pulse width                      | 60                | 10000 | 70                | 10000 | 80                | 10000 | ns   |
| t <sub>CAS</sub> | $\overline{CAS}$ low pulse width                      | 15                | 10000 | 20                | 10000 | 20                | 10000 | ns   |
| t <sub>CSH</sub> | $\overline{CAS}$ hold time after $\overline{RAS}$ low | 60                |       | 70                |       | 80                |       | ns   |
| t <sub>RSH</sub> | $\overline{RAS}$ hold time after $\overline{CAS}$ low | 15                |       | 20                |       | 20                |       | ns   |
| t <sub>RS</sub>  | Read Setup time after $\overline{CAS}$ high           | 0                 |       | 0                 |       | 0                 |       | ns   |
| t <sub>RCH</sub> | Read hold time after $\overline{CAS}$ low (Note 21)   | 0                 |       | 0                 |       | 0                 |       | ns   |
| t <sub>RRH</sub> | Read hold time after $\overline{RAS}$ low (Note 21)   | 10                |       | 10                |       | 10                |       | ns   |
| t <sub>RAH</sub> | Column address to $\overline{RAS}$ hold time          | 30                |       | 35                |       | 40                |       | ns   |
| t <sub>OCH</sub> | $\overline{CAS}$ hold time after $\overline{OE}$ low  | 15                |       | 20                |       | 20                |       | ns   |
| t <sub>ORH</sub> | $\overline{RAS}$ hold time after $\overline{OE}$ low  | 15                |       | 20                |       | 20                |       | ns   |

Note 21: Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

## Write Cycle (Early Write and Delayed Write)

| Symbol           | Parameter   | Limits            |       |                   |       |                   |       | Unit |
|------------------|---|-------------------|-------|-------------------|-------|-------------------|-------|------|
|                  |   | M5M4V18160B-6,-6S |       | M5M4V18160B-7,-7S |       | M5M4V18160B-8,-8S |       |      |
|                  |   | Min               | Max   | Min               | Max   | Min               | Max   |      |
| t <sub>WC</sub>  | Write cycle time  | 110               |       | 130               |       | 150               |       | ns   |
| t <sub>RAS</sub> | $\overline{RAS}$ low pulse width                                  | 60                | 10000 | 70                | 10000 | 80                | 10000 | ns   |
| t <sub>CAS</sub> | $\overline{CAS}$ low pulse width                                  | 15                | 10000 | 20                | 10000 | 20                | 10000 | ns   |
| t <sub>CSH</sub> | $\overline{CAS}$ hold time after $\overline{RAS}$ low             | 60                |       | 70                |       | 80                |       | ns   |
| t <sub>RSH</sub> | $\overline{RAS}$ hold time after $\overline{CAS}$ low             | 15                |       | 20                |       | 20                |       | ns   |
| t <sub>WCS</sub> | Write setup time before $\overline{CAS}$ low (Note 23)            | 0                 |       | 0                 |       | 0                 |       | ns   |
| t <sub>WCH</sub> | Write hold time after $\overline{CAS}$ low                        | 10                |       | 10                |       | 15                |       | ns   |
| t <sub>OWL</sub> | $\overline{CAS}$ hold time after $\overline{W}$ low               | 15                |       | 20                |       | 20                |       | ns   |
| t <sub>RWL</sub> | $\overline{RAS}$ hold time after $\overline{W}$ low               | 15                |       | 20                |       | 20                |       | ns   |
| t <sub>WP</sub>  | Write pulse width   | 10                |       | 10                |       | 15                |       | ns   |
| t <sub>DS</sub>  | Data setup time before $\overline{CAS}$ low or $\overline{W}$ low | 0                 |       | 0                 |       | 0                 |       | ns   |
| t <sub>DH</sub>  | Data hold time after $\overline{CAS}$ low or $\overline{W}$ low   | 10                |       | 15                |       | 15                |       | ns   |
| t <sub>OEH</sub> | $\overline{OE}$ hold time after $\overline{W}$ low                | 15                |       | 20                |       | 20                |       | ns   |

## M5M4V18160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## Read-Write and Read-Modify-Write Cycles

| Symbol            | Parameter   | Limits            |       |                   |       |                   |       | Unit |
|-------------------|---|-------------------|-------|-------------------|-------|-------------------|-------|------|
|                   |   | M5M4V18160B-6,-6S |       | M5M4V18160B-7,-7S |       | M5M4V18160B-8,-8S |       |      |
|                   |   | Min               | Max   | Min               | Max   | Min               | Max   |      |
| t <sub>rw</sub>   | Read write/read modify write cycle time (Note22)                              | 155               |       | 180               |       | 200               |       | ns   |
| t <sub>ras</sub>  | $\overline{\text{RAS}}$ low pulse width                                       | 105               | 10000 | 120               | 10000 | 130               | 10000 | ns   |
| t <sub>cas</sub>  | $\overline{\text{CAS}}$ low pulse width                                       | 60                | 10000 | 70                | 10000 | 70                | 10000 | ns   |
| t <sub>cs-h</sub> | $\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low           | 105               |       | 120               |       | 130               |       | ns   |
| t <sub>rs-h</sub> | $\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low           | 60                |       | 70                |       | 70                |       | ns   |
| t <sub>rcs</sub>  | Read setup time before $\overline{\text{CAS}}$ low                            | 0                 |       | 0                 |       | 0                 |       | ns   |
| t <sub>cw-d</sub> | Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (Note23) | 40                |       | 45                |       | 45                |       | ns   |
| t <sub>rw-d</sub> | Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (Note23) | 85                |       | 95                |       | 105               |       | ns   |
| t <sub>aw-d</sub> | Delay time, address to $\overline{\text{W}}$ low (Note23)                     | 55                |       | 60                |       | 65                |       | ns   |
| t <sub>cw-l</sub> | $\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low             | 15                |       | 20                |       | 20                |       | ns   |
| t <sub>rw-l</sub> | $\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low             | 15                |       | 20                |       | 20                |       | ns   |
| t <sub>w-p</sub>  | Write pulse width   | 10                |       | 10                |       | 15                |       | ns   |
| t <sub>ds</sub>   | Data setup time before $\overline{\text{W}}$ low                              | 0                 |       | 0                 |       | 0                 |       | ns   |
| t <sub>dh</sub>   | Data hold time after $\overline{\text{W}}$ low                                | 10                |       | 15                |       | 15                |       | ns   |
| t <sub>oe-h</sub> | $\overline{\text{OE}}$ hold time after $\overline{\text{W}}$ low              | 15                |       | 15                |       | 15                |       | ns   |

Note 22: t<sub>rw</sub> is specified as t<sub>rw</sub>(min)=t<sub>rac</sub>(max)+t<sub>odd</sub>(min)+t<sub>rwl</sub>(min)+t<sub>rp</sub>(min)+5t.

Note 23: t<sub>wcs</sub>, t<sub>cw-d</sub>, t<sub>rw-d</sub> and t<sub>aw-d</sub> and t<sub>cpw-d</sub> are specified as reference points only. If t<sub>wcs</sub> ≥ t<sub>wcs</sub>(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If t<sub>cw-d</sub> ≥ t<sub>cw-d</sub>(min), t<sub>rw-d</sub> ≥ t<sub>rw-d</sub>(min), t<sub>aw-d</sub> ≥ t<sub>aw-d</sub>(min) and t<sub>cpw-d</sub> ≥ t<sub>cpw-d</sub>(min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  goes back to V<sub>ih</sub>) is indeterminate.

## Fast-Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle) (Note 24)

| Symbol             | Parameter   | Limits            |        |                   |        |                   |        | Unit |
|--------------------|---|-------------------|--------|-------------------|--------|-------------------|--------|------|
|                    |   | M5M4V18160B-6,-6S |        | M5M4V18160B-7,-7S |        | M5M4V18160B-8,-8S |        |      |
|                    |   | Min               | Max    | Min               | Max    | Min               | Max    |      |
| t <sub>pc</sub>    | Fast page mode read/write cycle time  | 40                |        | 45                |        | 50                |        | ns   |
| t <sub>prwc</sub>  | Fast page mode read write/read modify write cycle time                              | 85                |        | 95                |        | 105               |        | ns   |
| t <sub>ras</sub>   | $\overline{\text{RAS}}$ low pulse width for read write cycle (Note25)               | 100               | 125000 | 115               | 125000 | 130               | 125000 | ns   |
| t <sub>cp</sub>    | $\overline{\text{CAS}}$ high pulse width (Note26)                                   | 10                | 15     | 10                | 15     | 10                | 15     | ns   |
| t <sub>cp-rl</sub> | $\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ precharge           | 35                |        | 40                |        | 45                |        | ns   |
| t <sub>cpw-d</sub> | Delay time, $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ low (Note23) | 60                |        | 65                |        | 70                |        | ns   |

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

Note 25: t<sub>ras</sub>(min) is specified as two cycles of  $\overline{\text{CAS}}$  input are performed.

Note 26: t<sub>cp</sub>(max) is specified as a reference point only.

## CAS before RAS Refresh Cycle (Note 27)

| Symbol           | Parameter   | Limits            |     |                   |     |                   |     | Unit |
|------------------|---|-------------------|-----|-------------------|-----|-------------------|-----|------|
|                  |   | M5M4V18160B-6,-6S |     | M5M4V18160B-7,-7S |     | M5M4V18160B-8,-8S |     |      |
|                  |   | Min               | Max | Min               | Max | Min               | Max |      |
| t <sub>csr</sub> | $\overline{\text{CAS}}$ setup time before $\overline{\text{RAS}}$ low | 10                |     | 10                |     | 10                |     | ns   |
| t <sub>chr</sub> | $\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low   | 10                |     | 15                |     | 15                |     | ns   |


Note 27: Eight or more  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycles instead of eight  $\overline{\text{RAS}}$  cycles are necessary for proper operation of  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode.



# M5M4V18160BJ,TP,RT-6,-7,-8,-8S,-7S,-8S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


## Upper / (Lower) Byte Read Cycle



# M5M4V18160BJ,TP,RT-6,-7,-8,-6S,-7S,-8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### Write Cycle ( Early write )






# M5M4V18160BJ, TP, RT-6, -7, -8, -6S, -7S, -8S

## FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


### Write Cycle ( Delayed write )





FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


Read-Write, Read-Modify-Write Cycle






FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

**RAS-only Refresh Cycle**



FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


CAS before RAS Refresh Cycle





**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**

**Hidden Refresh Cycle (Read) (Note 29)**




Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle shown above.



# M5M4V18160BJ,TP,RT-6,-7,-8,-8S,-7S,-8S

## FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

### Fast Page Mode Read Cycle








FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


Fast Page Mode Upper/(Lower) Byte Write Cycle ( Early Write )





FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

Fast Page Mode Upper / (Lower) Byte Write ( Delayed Write )







### SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -6S / -7S / -8S. The other characteristics and requirements than the below are same as normal devices.

### ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted) (Note 2)

| Symbol                | Parameter   | Test conditions   | Limits |     |     | Unit |
|-----------------------|---|---|--------|-----|-----|------|
|                       |   |   | Min    | Typ | Max |      |
| I <sub>CC9</sub> (AV) | Average supply current from Vcc<br>Self - Refresh cycle | M5M4V18160B<br>-6S, -7S, -8S<br><br>$\overline{RAS} = \overline{CAS} \leq 0.2V$ |        |     | 200 | μA   |

### TIMING REQUIREMENTS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted See notes 13,14)

| Symbol            | Parameter   | Limits         |     |                |     |                |     | Unit |
|-------------------|---|----------------|-----|----------------|-----|----------------|-----|------|
|                   |   | M5M4V18160B-6S |     | M5M4V18160B-7S |     | M5M4V18160B-8S |     |      |
|                   |   | Min            | Max | Min            | Max | Min            | Max |      |
| t <sub>RASS</sub> | Self Refresh $\overline{RAS}$ low pulse width     | 100            |     | 100            |     | 100            |     | μs   |
| t <sub>RPS</sub>  | Self Refresh $\overline{RAS}$ high precharge time | 90             |     | 110            |     | 130            |     | ns   |
| t <sub>CHS</sub>  | Self Refresh $\overline{RAS}$ hold time           | - 50           |     | - 50           |     | - 50           |     | ns   |

### SELF REFRESH ENTRY & EXIT CONDITIONS

(1) In case of distributed refresh

The last / first full refresh cycles (1K) must be made within t<sub>NS</sub> / t<sub>SN</sub> before / after self refresh, on the condition of t<sub>NS</sub> ≤ 16.4 ms and t<sub>SN</sub> ≤ 16.4 ms.



(2) In case of burst refresh

The last / first full refresh cycles (1K) must be made within t<sub>NS</sub> / t<sub>SN</sub> before / after self refresh, on the condition of t<sub>NS</sub> + t<sub>SN</sub> ≤ 16.4 ms.





FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

Upper/(Lower) Self Refresh Cycle\*

