

## CD4070B, CD4077B Types

### CMOS Quad Exclusive-OR and Exclusive-NOR Gates

High-Voltage Types (20-Volt Rating)

**CD4070B** — Quad Exclusive-OR Gate

**CD4077B** — Quad Exclusive-NOR Gate

The RCA-CD4070B contains four independent Exclusive-OR gates. The RCA-CD4077B contains four independent Exclusive-NOR gates.

The CD4070B and CD4077B provide the system designer with a means for direct implementation of the Exclusive-OR and Exclusive-NOR functions, respectively.

The CD4070B and CD4077B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (Voltages referenced to V <sub>SS</sub> Terminal)	.....	-0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS	.....	-0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	.....	±10 mA
POWER DISSIPATION PER PACKAGE (P <sub>D</sub> ):		
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	.....	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	.....	Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPES D, F, K)	.....	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPES D, F, K)	.....	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR		
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	.....	100 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):		
PACKAGE TYPES D, F, K, H	.....	-55 to +125°C
PACKAGE TYPE E	.....	-40 to +85°C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )	.....	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.	.....	+265°C




Fig. 1 — Schematic diagram for CD4070B  
(1 of 4 identical gates).

#### Features:

- Medium-speed operation—t<sub>PHL</sub>, t<sub>PLH</sub> = 65 ns (typ.) at V<sub>DD</sub> = 10 V, C<sub>L</sub> = 50 pF
- 100% tested for quiescent current at 20 V
- Standardized symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):

1 V at V<sub>DD</sub> = 5 V


2 V at V<sub>DD</sub> = 10 V

2.5 V at V<sub>DD</sub> = 15 V


- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Logical comparators ■ Adders/subtractors
- Parity generators and checkers



CD4070B  
FUNCTIONAL DIAGRAM




CD4077B  
Functional Diagram

#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

Characteristic	Min.	Max.	Units
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range)	3	18	V




TERMINAL ASSIGNMENT  
CD4070B

TRUTH TABLE CD4070B  
1 of 4 Gates

A	B	J
0	0	0
1	0	1
0	1	1
1	1	0

1 = HIGH LEVEL  
0 = LOW LEVEL  
J = A ⊕ B



TERMINAL ASSIGNMENT  
CD4077B

## CD4070B, CD4077B Types




Fig. 2 — Schematic diagram for CD4077B  
(1 of 4 identical gates).

### TRUTH TABLE CD4077B

1 of 4 Gates

A	B	J
0	0	1
1	0	0
0	1	0
1	1	1

1 = HIGH LEVEL

0 = LOW LEVEL

J = A ⊕ B




Fig. 3 — Typical output low (sink) current characteristics.




Fig. 4 — Minimum output low (sink) current characteristics.




Fig. 5 — Typical output high (source) current characteristics.




Fig. 6 — Minimum output high (source) current characteristics.

### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS		
				Values at -55, +25, +125 Apply to D, F, K, H Pkgs. Values at -40, +25, +85 Apply to E Pkgs.								
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	-55	-40	+85	+125	+25	Min.	Typ.	Max.	
Quiescent Device Current I <sub>DD</sub> Max.	—	0,5	5	1	1	30	30	—	0,02	1	—	μA
	—	0,10	10	2	2	60	60	—	0,02	2	—	
	—	0,15	15	4	4	120	120	—	0,02	4	—	
	—	0,20	20	20	20	600	600	—	0,04	20	—	
Output Low (Sink) Current, I <sub>OL</sub> Min.	0,4	0,5	5	0,64	0,61	0,42	0,36	0,51	1	—	—	mA
	0,5	0,10	10	1,6	1,5	1,1	0,9	1,3	2,6	—	—	
	1,5	0,15	15	4,2	4	2,8	2,4	3,4	6,8	—	—	
Output High (Source) Current, I <sub>OH</sub> Min.	4,6	0,5	5	-0,64	-0,61	-0,42	-0,36	-0,51	-1	—	—	mA
	2,5	0,5	5	-2	-1,8	-1,3	-1,15	-1,6	-3,2	—	—	
	9,5	0,10	10	-1,6	-1,5	-1,1	-0,9	-1,3	-2,6	—	—	
	13,5	0,15	15	-4,2	-4	-2,8	-2,4	-3,4	-6,8	—	—	
Output Volt- age: Low-Level, V <sub>OL</sub> Max.	—	0,5	5	0,05				—	0	0,05	—	V
	—	0,10	10	0,05				—	0	0,05	—	
	—	0,15	15	0,05				—	0	0,05	—	
Output Volt- age: High-Level, V <sub>OH</sub> Min.	—	0,5	5	4,95				4,95	5	—	—	V
	—	0,10	10	9,95				9,95	10	—	—	
	—	0,15	15	14,95				14,95	15	—	—	
Input Low Voltage, V <sub>IL</sub> Max.	0,5,4,5	—	5	1,5				—	—	1,5	—	V
	1,9	—	10	3				—	—	3	—	
	1,5,13,5	—	15	4				—	—	4	—	
Input High Voltage, V <sub>IH</sub> Min.	0,5,4,5	—	5	3,5				3,5	—	—	—	V
	1,9	—	10	7				7	—	—	—	
	1,5,13,5	—	15	11				11	—	—	—	
Input Current, I <sub>IN</sub> Max.	—	0,18	18	±0,1	±0,1	±1	±1	—	±10 <sup>-5</sup>	±0,1	μA	

## CD4070B, CD4077B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ ; Input  $t_r, t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	CONDITIONS		ALL TYPES LIMITS		UNITS
	$V_{DD}$	V	Typ.	Max.	
		5	140	280	
Propagation Delay Time; $t_{PHL}, t_{PLH}$	10	65	130		ns
	15	50	100		
	5	100	200		
Transition Time; $t_{THL}, t_{TLH}$	10	50	100		ns
	15	40	80		
Input Capacitance; $C_{IN}$	Any Input	5	7.5	pF	




Fig. 7 — Typical transition time as a function of load capacitance. 92CS-24122




Fig. 8 — Typical propagation delay time as a function of load capacitance. 92CS-30094




Fig. 9 — Typical propagation delay time as a function of supply voltage. 92CS-30095





Fig. 10 — Typical dynamic power dissipation as a function of input frequency. 92CS-27403



Dimensions and pad layout for CD4077BH.

Dimensions and pad layout for CD4070B are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.




Fig. 11 — Input current test circuit. 92CS-27402




Fig. 12 — Input-voltage test circuit. 92CS-2741R1




Fig. 13 — Quiescent-device-current test circuit. 92CS-27401R1




Fig. 14 — Dynamic power dissipation test circuit. 92CS-30096