

**8K x 8 RADIATION-HARDENED STATIC RAM - SOI HX6364**

**FEATURES**

**RADIATION**


- Fabricated with RICMOS™ Silicon on Insulator (SOI) 1.2 μm Process
- Total Dose Hardness through 1x10<sup>9</sup> rad(SiO<sub>2</sub>)
- Neutron Hardness through 1x10<sup>14</sup> cm<sup>-2</sup>
- Dynamic and Static Transient Upset Hardness through 1x10<sup>11</sup> rad(Si)/sec
- Soft Error Rate <1x10<sup>-10</sup> upsets/bit-day
- Dose Rate Survivability through 1x10<sup>13</sup> rad(Si)/sec
- Latchup Free

**OTHER**

- Full military temperature operation (-55°C to 125°C)
- Access Time ≤ 45 ns (-55°C to 125°C)
- Low Power Disabled Mode
- Low Operating and Standby Current
- Data Retention down to 2.5 V
- Asynchronous Operation
- TTL/CMOS Compatible I/O
- High Output Drive
- Tri-State Outputs
- Single 5 V ± 10% Power Supply

**3**

**FUNCTIONAL DIAGRAM**




**TRUTH TABLE**

| NCS | CE | NWE | NOE | NAS | MODE        | DQ       |
|-----|----|-----|-----|-----|-------------|----------|
| L   | H  | H   | L   | X   | Read        | Data Out |
| L   | H  | L   | X   | X   | Write       | Data In  |
| H   | X  | X   | XX  | X   | Desselected | High Z   |
| XX  | L  | XX  | XX  | XX  | Disabled    | High Z   |

Notes: X: V<sub>I</sub>=V<sub>IH</sub> or V<sub>IL</sub>  
 XX: V<sub>S</sub> & V<sub>is</sub>=V<sub>DD</sub>  
 NAS=L: Address latches are transparent

NAS=H: Address latches are closed  
 NOE=H: High Z output state maintained for  
 NCS=X, CE=X, NWE=X, or NAS=X.

**PINOUT CONFIGURATION**



NC = no connect  
 \* Package pin configuration option

**PACKAGE DESIGN**


The 8Kx8 is offered in a custom 36-lead flat pack or a standard JEDEC 28-lead DIP (pinout not shown). Both package bodies are constructed of multilayer ceramic (Al<sub>2</sub>O<sub>3</sub>) and contain internal power and ground planes to minimize the effect of transient radiation environments. The package lids are made of Kovar.

## DC and AC ELECTRICAL CHARACTERISTICS (1,2)

| Symbol             | Parameter  | Min                         | Max                 | Units    | Test Condition   |
|--------------------|--|-----------------------------|---------------------|----------|--|
| IDD <sub>SB</sub>  | Static Supply Current                            |                             | 450                 | μA       | V <sub>IH</sub> /V <sub>IL</sub> =V <sub>DD</sub> /V <sub>SS</sub><br>I <sub>O</sub> =0, Inputs Stable |
| IDD <sub>OP</sub>  | Dynamic Supply Current                           |                             | 8                   | mA/MHz   | All inputs switching   |
| IDD <sub>SEI</sub> | Static Supply Current - per TTL/CMOS Input       |                             | 30                  | μA/Input | V <sub>IH</sub> = V <sub>DD</sub> -0.5 V<br>V <sub>IL</sub> = 0.5 V                                    |
| V <sub>IL</sub>    | Low-Level Input Voltage - TTL                    |                             | 0.8                 | V        |  |
| V <sub>IH</sub>    | High-Level Input Voltage - TTL                   | 2.2                         |                     | V        |  |
| V <sub>IL</sub>    | Low-Level Input Voltage - CMOS                   |                             | 0.3*V <sub>DD</sub> | V        |  |
| V <sub>IH</sub>    | High-Level Input Voltage - CMOS                  | 0.7*V <sub>DD</sub>         |                     | V        |  |
| V <sub>OL</sub>    | Low-Level Output Voltage                         |                             | 0.4<br>0.1          | V        | I <sub>OL</sub> = 10 mA<br>I <sub>OL</sub> = 20 μA, V <sub>DD</sub> =4.5V                              |
| V <sub>OH</sub>    | High-Level Output Voltage                        | 4.2<br>V <sub>DD</sub> -0.1 |                     | V        | I <sub>OH</sub> = -5 mA<br>I <sub>OH</sub> = -20 μA, V <sub>DD</sub> =5.5V                             |
| I <sub>I</sub>     | Input Leakage Current                            | -5                          | 5                   | μA       | V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>DD</sub>   |
| I <sub>OZ</sub>    | Output Leakage Current                           | -10                         | 10                  | μA       | V <sub>SS</sub> = V <sub>I</sub> = V <sub>DD</sub><br>Output=high Z                                    |
| TAV <sub>QV</sub>  | Address Access Time - Read (-55 to 125°C)        |                             | 45                  | ns       | (3)  |
| TAV <sub>QV</sub>  | Address Access Time - Read (0 to 80°C)           |                             | 40                  | ns       | (3)  |
| TAV <sub>WH</sub>  | Address Valid to End of Write Time (-55 - 125°C) |                             | 45                  | ns       | (3)  |
| TAV <sub>WH</sub>  | Address Valid to End of Write Time (0 - 80°C)    |                             | 40                  | ns       | (3)  |

- (1) For timing diagrams and Absolute Maximum Ratings see the HC6364 data sheet.
- (2) Worst case operating conditions: V<sub>DD</sub>=4.5 V to 5.5 V, T<sub>A</sub>=-55°C to +125°C, total dose through 1x10<sup>6</sup> rad(SiO<sub>2</sub>) unless noted otherwise
- (3) Input levels V<sub>IL</sub>/V<sub>IH</sub>=0.0/3.0V(TTL) and V<sub>IL</sub>/V<sub>IH</sub>=0.5/V<sub>DD</sub>-0.5V(CMOS), input rise and fall times <5ns, input and output timing reference =1.5V(TTL) and V<sub>DD</sub>/2(CMOS), output loading=50pF


## ORDERING INFORMATION



- (1) Refer to the HC6364 data sheet for Honeywell screening procedures.
- (2) SER spec. indicate worst case, high temperature (125°C), post-total dose performance.
- (3) Contact factory for optional pinouts available.

This data sheet contains specifications based on development level information and may be subject to change upon completion of full characterization. Honeywell reserves the right to make changes to any products herein to improve reliability, function or design. Honeywell does not assume liability arising out of the application or use of any product or circuit described herein neither does it convey any license under its patent rights nor the rights of others.

Honeywell reserves the right to make changes to any products or technology herein to improve reliability, function or design. Honeywell does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



### 36 - LEAD FLAT PACK

Optional stiffening capacitors can be mounted on the backside of the package in the cutout area. This helps to reduce supply rail collapse under transient upset conditions.

# Honeywell

Helping You Control Your World