

Monolithic Dual PNP General Purpose Amplifier




T-27-27

IT130 - IT132

FEATURES

- High h_{FE} at Low Current
- Low Output Capacitance
- Tight I_B Match
- Tight V_{BE} Tracking



ABSOLUTE MAXIMUM RATINGS

($T_A = 25^\circ\text{C}$ unless otherwise specified)

Collector-Base Voltage (Note 1)	45V
Collector-Emitter Voltage (Note 1)	45V
Emitter Base Voltage (Notes 1 and 2)	7V
Collector Current (Note 1)	50mA
Collector-Collector Voltage	60V
Storage Temperature Range	-65°C to $+175^\circ\text{C}$
Operating Temperature Range	-55°C to $+175^\circ\text{C}$
Lead Temperature (Soldering, 10sec)	$+300^\circ\text{C}$

	TO-71		TO-78	
	One Side	Both Sides	One Side	Both Sides
Power Dissipation	200mW	400mW	250mW	500mW
	1.3mW/ $^\circ\text{C}$	2.7mW/ $^\circ\text{C}$	1.7mW/ $^\circ\text{C}$	3.3mW/ $^\circ\text{C}$

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Part	Package	Temperature Range
IT130A	Hermetic TO-78	-55°C to $+175^\circ\text{C}$
IT130A/71	Hermetic TO-71	-55°C to $+175^\circ\text{C}$
XIT130	Sorted Chips in Carriers	-55°C to $+175^\circ\text{C}$
IT130	Hermetic TO-78	-55°C to $+175^\circ\text{C}$
IT130/71	Hermetic TO-71	-55°C to $+175^\circ\text{C}$
XIT130	Sorted Chips in Carriers	-55°C to $+175^\circ\text{C}$
IT131	Hermetic TO-78	-55°C to $+175^\circ\text{C}$
IT131/71	Hermetic TO-71	-55°C to $+175^\circ\text{C}$
XIT131	Sorted Chips in Carriers	-55°C to $+175^\circ\text{C}$
IT132	Hermetic TO-78	-55°C to $+175^\circ\text{C}$
IT132/71	Hermetic TO-71	-55°C to $+175^\circ\text{C}$
XIT132	Sorted Chips in Carriers	-55°C to $+175^\circ\text{C}$



IT130 - IT132

T-27-27

IT130 - IT132

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

SYMBOL	PARAMETER	IT130A		IT130		IT131		IT132		UNITS	TEST CONDITIONS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
hFE	DC Current Gain	200		200		80		80		V	$I_C = 10\mu\text{A}, V_{CE} = 5.0\text{V}$
		225		225		100		100			$I_C = 1.0\text{mA}, V_{CE} = 5.0\text{V}$
		75		75		30		30			$I_C = 10\mu\text{A}, V_{CE} = 5.0\text{V}, T_A = -55^\circ\text{C}$
$V_{BE(ON)}$	Emitter-Base On Voltage		0.7		0.7		0.7		0.7	V	$I_C = 10\mu\text{A}, V_{CE} = 5.0\text{V}$
$V_{CE(SAT)}$	Collector Saturation Voltage		0.5		0.5		0.5		0.5	V	$I_C = 0.5\text{mA}, I_B = 0.05\text{mA}$
I_{CBO}	Collector Cutoff Current		-1.0		-1.0		-1.0		-1.0	nA	$I_E = 0, V_{CB} = 45\text{V}, T_A = +150^\circ\text{C}$
			-10		-10		-10		-10	μA	
I_{EBO}	Emitter Cutoff Current		-1.0		-1.0		-1.0		-1.0	nA	$I_C = 0, V_{EB} = 5.0\text{V}$
C_{ob}	Output Capacitance (Note 3)		2.0		2.0		2.0		2.0	pF	$I_E = 0, V_{CB} = 5.0\text{V}$
C_{ie}	Emitter Transition Capacitance (Note 3)		2.5		2.5		2.5		2.5		$I_C = 0, V_{EB} = 0.5\text{V}$
$C_{C1} - C_{C2}$	Collector to Collector Capacitance (Note 3)		4.0		4.0		4.0		4.0		$V_{CC} = 0$
I_{C1}, C_2	Collector to Collector Leakage Current		10		10		10		10	nA	$V_{CC} = \pm 60\text{V}$
$V_{CEO(SUST)}$	Collector to Emitter Sustaining Voltage	-45		-45		-45		-45		V	$I_C = 1.0\text{mA}, I_B = 0$
GBW	Current Gain Bandwidth Product (Note 3)	5		5		4		4		MHz	$I_C = 10\mu\text{A}, V_{CE} = 5\text{V}$
		110		110		90		90			$I_C = 1\text{mA}, V_{CE} = 5\text{V}$
$ V_{BE1} - V_{BE2} $	Base Emitter Voltage Differential		1		2		3		5	mV	$I_C = 10\mu\text{A}, V_{CE} = 5.0\text{V}$
$ I_{B1} - I_{B2} $	Base Current Differential		2.5		5		25		25	nA	$I_C = 10\mu\text{A}, V_{CE} = 5.0\text{V}$
$\Delta(V_{BE1} - V_{BE2})/\Delta T$	Base-Emitter Voltage Differential Change with Temperature (Note 3)		3		5		10		20	$\mu\text{V}/^\circ\text{C}$	$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ $I_C = 10\mu\text{A}, V_{CE} = 5.0\text{V}$

NOTES: 1. Per transistor.

2. The reverse base-to-emitter voltage must never exceed 7.0V, and the reverse base-to-emitter current must never exceed 10 μA .

3. For design reference only, not 100% tested.