

**256K x 32, 256K x 36, 512K x 18  
 SYNCHRONOUS PIPELINED,  
 DOUBLE-CYCLE DESELECT STATIC RAM**

APRIL 2003

**FEATURES**

- Internal self-timed write cycle
- Individual Byte Write Control and Global Write
- Clock controlled, registered address, data and control
- Linear burst sequence control using MODE input
- Three chip enable option for simple depth expansion and address pipelining
- Common data inputs and data outputs
- JEDEC 100-Pin TQFP and 119-pin PBGA package
- Power Supply
  - +3.3V V<sub>DD</sub>
  - +3.3V or 2.5 V<sub>DDQ</sub> (I/O)
- Auto Power-down during deselect
- Double cycle deselect
- Snooze MODE for reduced-power standby
- JTAG Boundary Scan for PBGA package
- T Version (three chips selects)
- D Version (two chips selects)
- J Version (PBGA Package with JTAG)

**DESCRIPTION**

The *ISSI* IS61LPD25632T/D/J, IS61LPD25636T/D/J, and IS61LPD51218T/D/J are high-speed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications. The IS61LPD25632T/D/J is organized as 262,144 words by 32 bits and the IS61LPD25636T/D/J is organized as 262,144 words by 36 bits. The IS61LPD51218T/D/J is organized as 524,288 words by 18 bits. Fabricated with *ISSI*'s advanced CMOS technology, the device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.

Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be one to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written. Byte write operation is performed by using byte write enable ( $\overline{BWE}$ ). Input combined with one or more individual byte write signals ( $\overline{BWx}$ ). In addition, Global Write ( $\overline{GW}$ ) is available for writing all bytes at one time, regardless of the byte write controls.

Bursts can be initiated with either  $\overline{ADSP}$  (Address Status Processor) or  $\overline{ADSC}$  (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally and controlled by the  $\overline{ADV}$  (burst address advance) input pin.


The mode pin is used to select the burst sequence order. Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.

**FAST ACCESS TIME**


Symbol	Parameter	-250	-225	-200	-166	Units
t <sub>kQ</sub>	Clock Access Time	2.6	2.8	3.1	3.5	ns
t <sub>kC</sub>	Cycle Time	4	4.4	5	6	ns
	Frequency	250	225	200	166	MHz

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. *ISSI* reserves the right to make changes to this specification and its products at any time without notice. *ISSI* assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

BLOCK DIAGRAM



**PIN CONFIGURATION**




**PIN DESCRIPTIONS**

A0, A1	Synchronous Address Inputs. These pins must be tied to the two LSBs of the address bus.
A	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ADV	Synchronous Burst Address Advance
B <sub>W</sub> a-B <sub>W</sub> d	Individual Byte Write Enable
B <sub>W</sub> E	Synchronous Byte Write Enable

G <sub>W</sub>	Synchronous Global Write Enable
CE, CE2, CE2	Synchronous Chip Enable
OE	Output Enable
DQa-DQd	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
V <sub>DD</sub>	+3.3V Power Supply
GND	Ground
V <sub>DDQ</sub>	Isolated Output Buffer Supply: +3.3V or 2.5V
ZZ	Snooze Enable
DQPa-DQPd	Parity Data I/O

**PIN CONFIGURATION**




**PIN DESCRIPTIONS**

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ADV	Synchronous Burst Address Advance
BWa-BWd	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

GW	Synchronous Global Write Enable
CE, CE2, CE2	Synchronous Chip Enable
OE	Output Enable
DQa-DQd	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
VDD	+3.3V Power Supply
GND	Ground
VDDQ	Isolated Output Buffer Supply: +3.3V or 2.5V
ZZ	Snooze Enable
DQPa-DQPd	Parity Data I/O

**PIN CONFIGURATION**




**PIN DESCRIPTIONS**

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ADV	Synchronous Burst Address Advance
BW $\bar{a}$ -BW $\bar{d}$	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

TMS, TDI	JTAG Boundry Scan Pins
TCK, TDO	
GW	Synchronous Global Write Enable
CE, CE2, CE $\bar{2}$	Synchronous Chip Enable
OE	Output Enable
DQa-DQd	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
VDD	+3.3V Power Supply
GND	Ground
VDDQ	Isolated Output Buffer Supply: +3.3V or 2.5V
ZZ	Snooze Enable
DQPa-DQPd	Parity Data I/O

**PIN CONFIGURATION**




**PIN DESCRIPTIONS**

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ADV	Synchronous Burst Address Advance
BWa-BWd	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

GW	Synchronous Global Write Enable
CE, CE2, CE2	Synchronous Chip Enable
OE	Output Enable
DQa-DQd	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
VDD	+3.3V Power Supply
GND	Ground
VDDQ	Isolated Output Buffer Supply: +3.3V or 2.5V
ZZ	Snooze Enable
DQPa-DQPd	Parity Data I/O

**PIN CONFIGURATION**




**512K x 18**

**PIN DESCRIPTIONS**

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ADV	Synchronous Burst Address Advance
BW <sub>a</sub> -BW <sub>d</sub>	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

TMS, TDI TCK, TDO	JTAG Boundry Scan Pins
GW	Synchronous Global Write Enable
CE, CE2, CE2	Synchronous Chip Enable
OE	Output Enable
DQ <sub>a</sub> -DQ <sub>d</sub>	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
V <sub>DD</sub>	+3.3V Power Supply
GND	Ground
V <sub>DDQ</sub>	Isolated Output Buffer Supply: +3.3V or 2.5V
ZZ	Snooze Enable
DQ <sub>Pa</sub> -DQ <sub>Pd</sub>	Parity Data I/O

PIN CONFIGURATION



PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ADV	Synchronous Burst Address Advance
BW <sub>a</sub> -BW <sub>d</sub>	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

GW	Synchronous Global Write Enable
CE, CE2, CE2	Synchronous Chip Enable
OE	Output Enable
DQ <sub>a</sub> -DQ <sub>d</sub>	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
V <sub>DD</sub>	+3.3V Power Supply
GND	Ground
V <sub>DDQ</sub>	Isolated Output Buffer Supply: +3.3V or 2.5V
ZZ	Snooze Enable
DQP <sub>a</sub> -DQP <sub>d</sub>	Parity Data I/O



TRUTH TABLE<sup>(1-8)</sup>

OPERATION	ADDRESS	$\overline{CE}$	$\overline{CE2}$	CE2	ZZ	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	WRITE	$\overline{OE}$	CLK	DQ
Deselect Cycle, Power-Down	None	H	X	X	L	X	L	X	X	X	L-H	High-Z
Deselect Cycle, Power-Down	None	L	X	L	L	L	X	X	X	X	L-H	High-Z
Deselect Cycle, Power-Down	None	L	H	X	L	L	X	X	X	X	L-H	High-Z
Deselect Cycle, Power-Down	None	L	X	L	L	H	L	X	X	X	L-H	High-Z
Deselect Cycle, Power-Down	None	L	H	X	L	H	L	X	X	X	L-H	High-Z
Snooze Mode, Power-Down	None	X	X	X	H	X	X	X	X	X	X	High-Z
Read Cycle, Begin Burst	External	L	L	H	L	L	X	X	X	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	H	L	L	X	X	X	H	L-H	High-Z
Write Cycle, Begin Burst	External	L	L	H	L	H	L	X	L	X	L-H	D
Read Cycle, Begin Burst	External	L	L	H	L	H	L	X	H	L	L-H	Q
Read Cycle, Begin Burst	External	L	L	H	L	H	L	X	H	H	L-H	High-Z
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	High-Z
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
Read Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	High-Z
Write Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
Write Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	High-Z
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
Read Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	High-Z
Write Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	L	X	L-H	D
Write Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	L	X	L-H	D

## NOTE:

1. X means "Don't Care." H means logic HIGH. L means logic LOW.
2. For WRITE, L means one or more byte write enable signals ( $\overline{BWA}$ ,  $\overline{BWB}$ ,  $\overline{BWC}$  or  $\overline{BWD}$ ) and  $\overline{BWE}$  are LOW or  $\overline{GW}$  is LOW. WRITE = H for all  $\overline{BWx}$ ,  $\overline{BWE}$ ,  $\overline{GW}$  HIGH.
3.  $\overline{BWA}$  enables WRITES to DQa's and DQPa.  $\overline{BWB}$  enables WRITES to DQb's and DQPb.  $\overline{BWC}$  enables WRITES to DQc's and DQpc.  $\overline{BWD}$  enables WRITES to DQd's and DQpd. DQPa and DQPb are only available on the x18 and x36 versions. DQpc and DQpd are only available on the x36 version.
4. All inputs except  $\overline{OE}$  and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
5. Wait states are inserted by suspending burst.
6. For a WRITE operation following a READ operation,  $\overline{OE}$  must be HIGH before the input data setup time and held HIGH during the input data hold time.
7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
8. ADSP LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and  $\overline{BWE}$  LOW or  $\overline{GW}$  LOW for the subsequent L-H edge of CLK. See WRITE timing diagram for clarification.


**PARTIAL TRUTH TABLE**

Function	$\overline{GW}$	$\overline{BWE}$	$\overline{BWa}$	$\overline{BWb}$	$\overline{BWc}$	$\overline{BWd}$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte 1	H	L	L	H	H	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

**OPERATING RANGE**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V ± 5%	3.3V ± 5%
			2.5V ± 5%
Industrial	-40°C to +85°C	3.3V ± 5%	3.3V ± 5%
			2.5V ± 5%

**LINEAR BURST ADDRESS TABLE (MODE = GND)**



**INTERLEAVED BURST ADDRESS TABLE (MODE = V<sub>DD</sub> or No Connect)**

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C
P <sub>D</sub>	Power Dissipation	1.6	W
I <sub>OUT</sub>	Output Current (per I/O)	100	mA
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage Relative to GND for I/O Pins	-0.5 to V <sub>DDQ</sub> + 0.5	V
V <sub>IN</sub>	Voltage Relative to GND for for Address and Control Inputs	-0.5 to V <sub>DD</sub> + 0.5	V
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Supply Relative to GND	-0.5 to 4.6	V

**Notes:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

**DCELECTRICAL CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	Test Conditions	2.5V (I/O)		3.3V (I/O)		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA (3.3V) I <sub>OH</sub> = 1.0 mA (2.5V)	2.0	—	2.4	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA (3.3V) I <sub>OL</sub> = 1.0 mA (2.5V)	—	0.4	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		1.7	V <sub>DD</sub> + 0.3	2.0	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.7	-0.3	0.8	V
I <sub>LI</sub>	Input Leakage Current	GND ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> <sup>(1)</sup>	-5	5	-5	5	μA
I <sub>LO</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>DDQ</sub> , $\overline{OE} = V_I$	-5	5	-5	5	μA

**POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions		-250		-225		Unit
				Max x18	Max x36	Max x18	Max x36	
I <sub>CC</sub>	AC Operating Supply Current	Device Selected, $\overline{OE} = V_{IH}$ , $ZZ \leq V_{IL}$ , All Inputs $\leq V_{IL}$ or $\geq V_{IH}$ , Cycle Time $\geq t_{KC}$ min.	Com. Ind.	135 140	140 135	130 140	135 145	mA
I <sub>SB</sub>	Standby Current TTL Input	Device Deselected, $V_{DD} = \text{Max.}$ , All Inputs $\leq V_{IL}$ or $\geq V_{IH}$ , $ZZ \leq V_{IL}$ , $f = \text{Max.}$	Com. Ind.	65 —	65 —	60 65	60 65	mA
I <sub>SBI</sub>	Standby Current CMOS Input	Device Deselected, $V_{DD} = \text{Max.}$ , $V_{IN} \leq GND + 0.2V$ or $\geq V_{DD} - 0.2V$ $f = 0$	Com. Ind.	30 —	30 —	30 40	30 40	mA

**Note:**

1. MODE pin has an internal pullup and should be tied to V<sub>DD</sub> or GND. It exhibits  $\pm 30 \mu A$  maximum leakage current when tied to  $\leq GND + 0.2V$  or  $\geq V_{DD} - 0.2V$ .

**POWER SUPPLY CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions		-200		-166		Unit
				Max x18	Max x36	Max x18	Max x36	
I <sub>CC</sub>	AC Operating Supply Current	Device Selected, $\overline{OE} = V_{IH}$ , $ZZ \leq V_{IL}$ , All Inputs $\leq V_{IL}$ or $\geq V_{IH}$ , Cycle Time $\geq t_{KC}$ min.	Com. Ind.	125 135	130 140	120 130	125 135	mA
I <sub>SB</sub>	Standby Current TTL Input	Device Deselected, $V_{DD} = \text{Max.}$ , All Inputs $\leq V_{IL}$ or $\geq V_{IH}$ , $ZZ \leq V_{IL}$ , $f = \text{Max.}$	Com. Ind.	55 60	55 60	50 55	50 55	mA
I <sub>SBI</sub>	Standby Current CMOS Input	Device Deselected, $V_{DD} = \text{Max.}$ , $V_{IN} \leq GND + 0.2V$ or $\geq V_{DD} - 0.2V$ $f = 0$	Com. Ind.	30 40	30 40	30 40	30 40	mA

**Note:**

1. MODE pin has an internal pullup and should be tied to V<sub>DD</sub> or GND. It exhibits  $\pm 30 \mu A$  maximum leakage current when tied to  $\leq GND + 0.2V$  or  $\geq V_{DD} - 0.2V$ .

**CAPACITANCE<sup>(1,2)</sup>**

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Input/Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**Notes:**

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>DD</sub> = 3.3V.

**3.3V I/O AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

**3.3V I/O OUTPUT LOAD EQUIVALENT**




Figure 1




Figure 2

**2.5V I/O AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1 ns
Input and Output Timing and Reference Level	1.25V
Output Load	See Figures 3 and 4

**2.5V I/O OUTPUT LOAD EQUIVALENT**




Figure 3




Figure 4


**Read/WRITE CYCLE SWITCHING CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	-166		-200		-225		-250		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>	Clock Frequency	—	166	—	200	—	225	—	250	ns
t <sub>KC</sub>	Cycle Time	6	—	5	—	4.4	—	4	—	ns
t <sub>KH</sub>	Clock High Pulse Width	2.3	—	2	—	1.8	—	1.7	—	ns
t <sub>KL</sub>	Clock Low Pulse Width	2.3	—	2	—	1.8	—	1.7	—	ns
t <sub>KQ</sub>	Clock Access Time	—	3.5	—	3.1	—	2.8	—	2.6	ns
t <sub>KQX</sub> <sup>(1)</sup>	Clock High to Output Invalid	1.5	—	1.0	—	1.0	—	0.8	—	ns
t <sub>KQLZ</sub> <sup>(1,2)</sup>	Clock High to Output Low-Z	0	—	0	—	0	—	0	—	ns
t <sub>KQHZ</sub> <sup>(1,2)</sup>	Clock High to Output High-Z	—	3.5	—	3.0	—	2.8	—	2.6	ns
t <sub>OEQ</sub>	Output Enable to Output Valid	—	3.5	—	3.1	—	2.8	—	2.6	ns
t <sub>OEZ</sub> <sup>(1,2)</sup>	Output Enable to Output Low-Z	0	—	0	—	0	—	0	—	ns
t <sub>OEZH</sub> <sup>(1,2)</sup>	Output Enable to Output High-Z	—	3.5	—	3.0	—	2.8	—	2.6	ns
t <sub>AS</sub>	Address Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>SS</sub>	Address Status Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>WS</sub>	Write Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>CES</sub>	Chip Enable Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>AVS</sub>	Address Advance Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>AH</sub>	Address Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns
t <sub>SH</sub>	Address Status Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns
t <sub>WH</sub>	Write Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns
t <sub>CEH</sub>	Chip Enable Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns
t <sub>AVH</sub>	Address Advance Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns

**Note:**

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 1,2,3,4.

**READ/WRITE CYCLE TIMING**






**WRITE CYCLE SWITCHING CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	-166		-200		-225		-250		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CC</sub>	Cycle Time	6	—	5	—	4.4	—	4	—	ns
t <sub>KH</sub>	Clock High Pulse Width	2.3	—	2	—	1.8	—	1.7	—	ns
t <sub>KL</sub>	Clock Low Pulse Width	2.3	—	2	—	1.8	—	1.7	—	ns
t <sub>AS</sub>	Address Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>SS</sub>	Address Status Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>WS</sub>	Write Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>DS</sub>	Data In Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>CEs</sub>	Chip Enable Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>AVS</sub>	Address Advance Setup Time	1.5	—	1.4	—	1.4	—	1.2	—	ns
t <sub>AH</sub>	Address Hold Time	0.5	—	0.4	—	0.4	—	1.2	—	ns
t <sub>SH</sub>	Address Status Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns
t <sub>DH</sub>	Data In Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns
t <sub>WH</sub>	Write Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns
t <sub>CEH</sub>	Chip Enable Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns
t <sub>AVH</sub>	Address Advance Hold Time	0.5	—	0.4	—	0.4	—	0.3	—	ns


WRITE CYCLE TIMING



**SNOOZE MODE ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Conditions	Min.	Max.	Unit
ISB2	Current during SNOOZE MODE	ZZ ≥ Vih, Com.	—	30	mA
		ZZ ≥ Vih, Ind.	—	40	
tPUS	ZZ inactive to input sampled		2	—	cycle
tZZI	ZZ active to SNOOZE current		—	2	cycle
trZZI	ZZ inactive to exit SNOOZE current		0	—	ns

**SNOOZE MODE TIMING**



**IEEE 1149.1 SERIAL BOUNDARY SCAN (JTAG)**

The IS61LPD25636T/D/J and IS61LPD51218T/D/JT/D/J have a serial boundary scan Test Access Port (TAP) in the PBGA package only. (Not available in TQFP package or with the IS61LPD25632T/D/J.) This port operates in accordance with IEEE Standard 1149.1-1900, but does not include all functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because they place added delay in the critical speed path of the SRAM. The TAP controller operates in a manner that does not conflict with the performance of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 2.5V I/O logic levels.

**DISABLING THE JTAG FEATURE**

The SRAM can operate without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (GND) to prevent clocking of the device. TDI and TMS are internally pulled up and may be disconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left disconnected. On power-up, the device will start in a reset state which will not interfere with the device operation.

**TEST ACCESS PORT (TAP) - TEST CLOCK**

The test clock is only used with the TAP controller. All inputs are captured on the rising edge of TCK and outputs are driven from the falling edge of TCK.


**TEST MODE SELECT (TMS)**

The TMS input is used to send commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left disconnected if the TAP is not used. The pin is internally pulled up, resulting in a logic HIGH level.

**TEST DATA-IN (TDI)**

The TDI pin is used to serially input information to the registers and can be connected to the input of any register. The register between TDI and TDO is chosen by the instruction loaded into the TAP instruction register. For information on instruction register loading, see the TAP Controller State Diagram. TDI is internally pulled up and can be disconnected if the TAP is unused in an application. TDI is connected to the Most Significant Bit (MSB) on any register.

**TAP CONTROLLER BLOCK DIAGRAM**



## TEST DATA OUT (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending on the current state of the TAP state machine (see TAP Controller State Diagram). The output changes on the falling edge of TCK and TDO is connected to the Least Significant Bit (LSB) of any register.

## PERFORMING A TAP RESET

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. RESET may be performed while the SRAM is operating and does not affect its operation. At power-up, the TAP is internally reset to ensure that TDO comes up in a high-Z state.

## TAP REGISTERS

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK and output on the TDO pin on the falling edge of TCK.

### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins. (See TAP Controller Block Diagram) At power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as previously described.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain states. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (GND) when the BYPASS instruction is executed.

### Boundary Scan Register

The boundary scan register is connected to all input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The x36 configuration has a 70-bit-long register and the x18 configuration has a 51-bit-long register. The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and then placed between the TDI and

TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

## Scan Register Sizes

Register Name	Bit Size (x18)	Bit Size (x36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan	51	70

## TAP INSTRUCTION SET

Eight instructions are possible with the three-bit instruction register and all combinations are listed in the Instruction Code table. Three instructions are listed as RESERVED and should not be used and the other five instructions are described below. The TAP controller used in this SRAM is not fully compliant with the 1149.1 convention because some mandatory instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals and cannot preload the Input or Output buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; instead it performs a capture of the Inputs and Output ring when these instructions are executed. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted from the instruction register through the TDI and TDO pins. To execute an instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

**IDENTIFICATION (ID) REGISTER**

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed

between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

**ID REGISTER CONTENTS**

Part #	Die Revision Code				Part Configuration								Vendor Defomotopm				ISSI Technology JEDEC Vendor ID Code								Presence Register							
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1
256K	X	X	X	X	0	0	1	1	0	0	0	1	0	0	X	X	X	X	X	X	0	0	0	1	1	0	1	0	1	0	1	1
512K	X	X	X	X	0	0	1	1	1	0	0	0	1	1	X	X	X	X	X	X	0	0	0	1	1	0	1	0	1	0	1	1

**SAMPLE/PRELOAD**

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the TAP controller is not fully 1149.1 compliant. When the SAMPLe/PRELOAD instruction is loaded to the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

It is important to realize that the TAP controller clock operates at a frequency up to 10 MHz, while the SRAM clock runs more than an order of magnitude faster. Because of the clock frequency differences, it is possible that during the Capture-DR state, an input or output will under-go a transition. The TAP may attempt a signal capture while in transition (metastable state). The device will not be harmed, but there is no guarantee of the value that will be captured or repeatable results.

To guarantee that the boundary scan register will capture the correct signal value, the SRAM signal must be stabilized long enough to meet the TAP controller’s capture set-up plus hold times (tcs and tch). To insure that the SRAM clock input is captured correctly, designs need a way to stop (or slow) the clock during a SAMPLe/PRELOAD instruction. If this is not an issue, it is possible to capture all other signals and simply ignore the value of the CLK and CLK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update to the Update-DR state while performing a SAMPLe/PRELOAD instruction will have the same effect as the Pause-DR command.

**BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.


**RESERVED**

These instructions are not implemented but are reserved for future use. Do not use these instructions.

**INSTRUCTION CODES**

Code	Instruction	Description
001	IDCODE	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
010	SAMPLE Z	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
011	RESERVED	Do Not Use: This instruction is reserved for future use.
100	SAMPLE/PRELOAD	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
101	RESERVED	Do Not Use: This instruction is reserved for future use.
110	RESERVED	Do Not Use: This instruction is reserved for future use.
111	BYPASS	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

**TAP CONTROLLER STATE DIAGRAM**



**TAP Electrical Characteristics Over the Operating Range<sup>(1,2)</sup>**

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -2.0 mA	1.7	—	V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 mA	2.1	—	V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0 mA	—	0.7	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 mA	—	0.2	V
V <sub>IH</sub>	Input HIGH Voltage		1.7	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage	I <sub>OLT</sub> = 2mA	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>DDQ</sub>	-5	5	mA

**Notes:**

- All Voltage referenced to Ground.
- Overshoot: V<sub>IH</sub> (AC) ≤ V<sub>DD</sub> +1.5V for t ≤ t<sub>TCYC</sub>/2,  
 Undershoot: V<sub>IL</sub> (AC) ≤ 0.5V for t ≤ t<sub>TCYC</sub>/2,  
 Power-up: V<sub>IH</sub> < 2.6V and V<sub>DD</sub> < 2.4V and V<sub>DDQ</sub> < 1.4V for t < 200 ms.

**TAP AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (OVER OPERATING RANGE)**

Symbol	Parameter	Min.	Max.	Unit
t <sub>TCYC</sub>	TCK Clock cycle time	100	—	ns
f <sub>TF</sub>	TCK Clock frequency	—	10	MHz
t <sub>TH</sub>	TCK Clock HIGH	40	—	ns
t <sub>TL</sub>	TCK Clock LOW	40	—	ns
t <sub>TMSS</sub>	TMS setup to TCK Clock Rise	10	—	ns
t <sub>TDIS</sub>	TDI setup to TCK Clock Rise	10	—	ns
t <sub>CS</sub>	Capture setup to TCK Rise	10	—	ns
t <sub>TMSh</sub>	TMS hold after TCK Clock Rise	10	—	ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	10	—	ns
t <sub>CH</sub>	Capture hold after Clock Rise	10	—	ns
t <sub>TDOV</sub>	TCK LOW to TDO valid	—	20	ns
t <sub>TDOX</sub>	TCK LOW to TDO invalid	0	—	ns

**Notes:**


- t<sub>CS</sub> and t<sub>CH</sub> refer to the set-up and hold time requirements of latching data from the boundary scan register.
- Test conditions are specified using the load in TAP AC test conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.




**TAP AC TEST CONDITIONS**

Input pulse levels	0 to 2.5V
Input rise and fall times	1ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

**TAP Output Load Equivalent**



**TAP TIMING**



**BOUNDARY SCAN ORDER (256K X 36)**

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID
1	A	2R	19	DQb	7G	37	BWa	5L	55	DQd	2K
2	A	3T	20	DQb	6F	38	BWb	5G	56	DQd	1L
3	A	4T	21	DQb	7E	39	BWc	3G	57	DQd	2M
4	A	5T	22	DQb	7D	40	BWd	3L	58	DQd	1N
5	A	6R	23	DQb	7H	41	CE2	2B	59	DQd	1P
6	A	3B	24	DQb	6G	42	$\overline{CE}$	4E	60	DQd	1K
7	A	5B	25	DQb	6E	43	A	3A	61	DQd	2L
8	DQa	6P	26	DQb	6D	44	A	2A	62	DQd	2N
9	DQa	7N	27	A	6A	45	DQc	2D	63	DQd	2P
10	DQa	6M	28	A	5A	46	DQc	1E	64	MODE	3R
11	DQa	7L	29	ADV	4G	47	DQc	2F	65	A	2C
12	DQa	6K	30	ADSP	4A	48	DQc	1G	66	A	3C
13	DQa	7P	31	ADSC	4B	49	DQc	2H	67	A	5C
14	DQa	6N	32	OE	4F	50	DQc	1D	68	A	6C
15	DQa	6L	33	BWE	4M	51	DQc	2E	69	A1	4N
16	DQa	7K	34	GW	4H	52	DQc	2G	70	A0	4P
17	ZZ	7T	35	CLK	4K	53	DQc	1H			
18	DQb	6H	36	A	6B	54	NC	5R			

**BOUNDARY SCAN ORDER (512K X 18)**

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID
1	A	2R	14	DQa	7G	27	CLK	4K	40	DQb	2K
2	A	2T	15	DQa	6F	28	A	6B	41	DQb	1L
3	A	3T	16	DQa	7E	29	BWa	5L	42	DQb	2M
4	A	5T	17	DQa	6D	30	BWb	3G	43	DQb	1N
5	A	6R	18	A	6T	31	CE2	2B	44	DQb	2P
6	A	3B	19	A	6A	32	$\overline{CE}$	4E	45	MODE	3R
7	A	5B	20	A	5A	33	A	3A	46	A	2C
8	DQa	7P	21	ADV	4G	34	A	2A	47	A	3C
9	DQa	6N	22	ADSP	4A	35	DQb	1D	48	A	5C
10	DQa	6L	23	ADSC	4B	36	DQb	2E	49	A	6C
11	DQa	7K	24	OE	4F	37	DQb	2G	50	A1	4N
12	ZZ	7T	25	BWE	4M	38	DQb	1H	51	A0	4P
13	DQa	6H	26	GW	4H	39	NC	5R			

**ORDERING INFORMATION**

**(T Version)**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
166Mhz	IS61LPD25632T-166TQ	TQFP
200Mhz	IS61LPD25632T-200TQ	TQFP
225Mhz	IS61LPD25632T-225TQ	TQFP
250Mhz	IS61LPD25632T-250TQ	TQFP

**(D Version)**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD25632D-166B	BGA
166Mhz	IS61LPD25632D-166TQ	TQFP
200 MHz	IS61LPD25632D-200B	BGA
200Mhz	IS61LPD25632D-200TQ	TQFP
225 MHz	IS61LPD25632D-225B	BGA
225Mhz	IS61LPD25632D-225TQ	TQFP
250 MHz	IS61LPD25632D-250B	BGA
250Mhz	IS61LPD25632D-250TQ	TQFP

**ORDERING INFORMATION**

**(T Version)**

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
166Mhz	IS61LPD25632T-166TQI	TQFP
200Mhz	IS61LPD25632T-200TQI	TQFP
225Mhz	IS61LPD25632T-225TQI	TQFP

**(D Version)**

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD25632D-166BI	BGA
166Mhz	IS61LPD25632D-166TQI	TQFP
200 MHz	IS61LPD25632D-200BI	BGA
200Mhz	IS61LPD25632D-200TQI	TQFP
225 MHz	IS61LPD25632D-225BI	BGA
225Mhz	IS61LPD25632D-225TQI	TQFP

**ORDERING INFORMATION**

**(T Version)**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
166Mhz	IS61LPD25636T-166TQ	TQFP
200Mhz	IS61LPD25636T-200TQ	TQFP
225Mhz	IS61LPD25636T-225TQ	TQFP
250Mhz	IS61LPD25636T-250TQ	TQFP

**(D Version)**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD25636D-166B	BGA
166Mhz	IS61LPD25636D-166TQ	TQFP
200 MHz	IS61LPD25636D-200B	BGA
200Mhz	IS61LPD25636D-200TQ	TQFP
225 MHz	IS61LPD25636D-225B	BGA
225Mhz	IS61LPD25636D-225TQ	TQFP
250 MHz	IS61LPD25636D-250B	BGA
250Mhz	IS61LPD25636D-250TQ	TQFP

**(J Version)**

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD25636J-166BI	BGA
200 MHz	IS61LPD25636J-200BI	BGA
225 MHz	IS61LPD25636J-225BI	BGA

**ORDERING INFORMATION**

**(T Version)**

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
166Mhz	IS61LPD25636T-166TQI	TQFP
200Mhz	IS61LPD25636T-200TQI	TQFP
225Mhz	IS61LPD25636T-225TQI	TQFP

**(D Version)**

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD25636D-166BI	BGA
166Mhz	IS61LPD25636D-166TQI	TQFP
200 MHz	IS61LPD25636D-200BI	BGA
200Mhz	IS61LPD25636D-200TQI	TQFP
225 MHz	IS61LPD25636D-225BI	BGA
225Mhz	IS61LPD25636D-225TQI	TQFP

**(J Version)**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD25636J-166B	BGA
200 MHz	IS61LPD25636J-200B	BGA
225 MHz	IS61LPD25636J-225B	BGA
250 MHz	IS61LPD25636J-250B	BGA

**ORDERING INFORMATION**

**(T Version)**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
166Mhz	IS61LPD51218T-166TQ	TQFP
200Mhz	IS61LPD51218T-200TQ	TQFP
225Mhz	IS61LPD51218T-225TQ	TQFP
250Mhz	IS61LPD51218T-250TQ	TQFP

**(D Version)**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD51218D-166B	BGA
166Mhz	IS61LPD51218D-166TQ	TQFP
200 MHz	IS61LPD51218D-200B	BGA
200Mhz	IS61LPD51218D-200TQ	TQFP
225 MHz	IS61LPD51218D-225B	BGA
225Mhz	IS61LPD51218D-225TQ	TQFP
250 MHz	IS61LPD51218D-250B	BGA
250Mhz	IS61LPD51218D-250TQ	TQFP

**(J Version)**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD51218J-166B	BGA
200 MHz	IS61LPD51218J-200B	BGA
225 MHz	IS61LPD51218J-225B	BGA
250 MHz	IS61LPD51218J-250B	BGA

**ORDERING INFORMATION**

**(T Version)**

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
166Mhz	IS61LPD51218T-166TQI	TQFP
200Mhz	IS61LPD51218T-200TQI	TQFP
225Mhz	IS61LPD51218T-225TQI	TQFP

**(D Version)**

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD51218D-166BI	BGA
166Mhz	IS61LPD51218D-166TQI	TQFP
200 MHz	IS61LPD51218D-200BI	BGA
200Mhz	IS61LPD51218D-200TQI	TQFP
225 MHz	IS61LPD51218D-225BI	BGA
225Mhz	IS61LPD51218D-225TQI	TQFP

**(J Version)**

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
166 MHz	IS61LPD51218J-166BI	BGA
200 MHz	IS61LPD51218J-200BI	BGA
225 MHz	IS61LPD51218J-225BI	BGA