MIL-M-38510/756B <u>4 March 2005</u> SUPERSEDING MIL-M-38510/756A 7 November 1994

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, ADVANCED CMOS, FLIP-FLOPS, MONOLITHIC SILICON, POSITIVE LOGIC

Reactivated after 4 March 2005 and may be used for new and existing designs and acquisitions

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

1. SCOPE

1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic silicon, advanced CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance (RHA) are provided and are reflected in the complete Part or Identifying Number (PIN). For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 (see 6.3).

- 1.2 Part or identifying number (PIN). The PIN is in accordance with MIL-PRF-38535 and as specified herein.
- 1.2.1 Device types. The device types are as follows:

Device type	<u>Circuit</u>
01	Octal D-type flip-flop with clear
02	Octal D-type flip-flop with three-state outputs
03	Octal D-type flip-flop with clock enable
04	Octal D-type flip-flop with three-state outputs
05	Octal D-type flip-flop with inverting three-state outputs
06	Octal D-type flip-flop with inverting three-state outputs

1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 <u>Case outlines.</u> The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
Z	GDFP1-G20	20	Flat pack with gull wing
2	CQCC1-N20	20	Square leadless-chip-carrier

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43218-3990, or email <u>CMOS@dscc.dla.mil</u>. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <u>http://assist.daps.dla.mil</u>

1.3	<u>Absolute</u>	maximum	ratings.	<u>1</u> /	<u>2</u> /	
-----	-----------------	---------	----------	------------	------------	--

	DC input voltage ra DC output voltage Clamp diode curren DC output current DC v _{CC} or GND cu Storage temperatu Maximum power di Lead temperature Thermal resistance Junction temperatu Case operating tem	ge (V _{CC}) ange (V _{IN}) range (V _{OUT}) nt (I _{IK} , I _{OK}) (I _{OUT}) re range (T _{STG}) ssipation (P _D) (soldering, 10 seconds) a, junction-to-case (θ_{JC}) nperature range (T _C)				0.5 0.5 ±20 ±50 ±50 65°C 500 +300 See +175	V dc to mA mA mA tim C to +1 mW)°C MIL-S 5°C	$0 V_{CC} + 0.$ $0 V_{CC} + 0.$ less the nu 150° C	5 V dc 5 V dc	outputs
1.4	Recommended ope	erating conditions. 2/ 3/ 4/								
	Input voltage range Output voltage range Case operating ten Maximum low leve	ge (V _{CC}) ge (V _{IN}) nperature range (T _C) l input voltage (V _{IL}) l input voltage (V _{IH})				+0.0 +0.0 55°0 1.35 1.65 2.10 3.15	V dc t V dc t C to +1 V dc a V dc a V dc a V dc a V dc a	o V_{CC} o V_{CC} $ 25^{\circ}C $ at $V_{CC} = 3$ at $V_{CC} = 4$ at $V_{CC} = 5$.0 V dc .5 V dc .5 V dc .0 V dc .5 V dc	
		ate (Δt/ΔV) maximum:						00		
		= 5.5 V		•••••		8 ns/	'V			
	Minimum setup tim $V_{CC} = 3.0 \text{ V dc};$ $V_{CC} = 4.5 \text{ V dc};$	e, Dn to CP (t _s): $T_{C} = +25^{\circ}C, -55^{\circ}C$ $T_{C} = +125^{\circ}C$ $T_{C} = +25^{\circ}C, -55^{\circ}C$ $T_{C} = +125^{\circ}C$		6.5 8.0 4.0	<u>02</u> 5.5 6.5 4.0 5.0	<u>03</u> 6.5 7.5 5.0 6.0	<u>04</u> 4.5 4.5 3.5 3.5	05,06 2.0 2.0 1.0 1.0	<u>Unit</u> ns ns ns ns	
	Minimum hold time V_{CC} = 3.0 V dc; V_{CC} = 4.5 V dc;		Device type:	<u>01</u> 0.0 0.0 1.0	<u>02</u> 1.0 1.0 1.5 1.5	<u>03</u> 1.0 1.5 2.0 2.5	<u>04</u> 2.5 2.5 2.5 2.5	05,06 0.0 0.0 0.5 0.5	Unit ns ns ns ns	
	Minimum clock pul $V_{CC} = 3.0 \text{ V dc};$ $V_{CC} = 4.5 \text{ V dc};$	se width (t_w) : $T_C = +25^{\circ}C, -55^{\circ}C$ $T_C = +125^{\circ}C$ $T_C = +25^{\circ}C, -55^{\circ}C$ $T_C = +125^{\circ}C$		6. 5.	5 5 0	<u>04</u> 6.0 7.5 5.0 5.5	3 3 2	<u>, 06 U</u> .5 .5 .5 .5	<u>nit</u> ns ns ns ns	
	Minimum $\overline{\text{MR}}$ pulse V _{CC} = 3.0 V dc; V _{CC} = 4.5 V dc;	width (t _w): $T_{C} = +25^{\circ}C, -55^{\circ}C$ $T_{C} = +125^{\circ}C$ $T_{C} = +25^{\circ}C, -55^{\circ}C$ $T_{C} = +125^{\circ}C$		10. 5.	C O C	Unit ns ns ns ns				
	Minimum recovery V_{CC} = 3.0 V dc; V_{CC} = 4.5 V dc;	time (t_{rec}): $T_C = +25^{\circ}C$, -55°C $T_C = +125^{\circ}C$ $T_C = +25^{\circ}C$, -55°C	Device type:	<u>01</u> 5.0 6.0 3.9	- 	<u>Unit</u> ns ns ns				
	V _{CC} = 4.5 V dc;			3.	5					

See footnotes on next page.

1.4 Recommended operating conditions - Continued. 2/ 3/ 4/

Minimum setup tim	ne, \overline{OE} to CP (t _s):	Device type:	03	Unit
$V_{CC} = 3.0 V dc;$	$T_{C} = +25^{\circ}C, -55^{\circ}C$		7.0	ns
	T _C = +125°C		9.5	ns
$V_{CC} = 4.5 V dc;$	$T_{C} = +25^{\circ}C, -55^{\circ}C$		5.0	ns
	T _C = +125°C		6.0	ns
Minimum hold time		Device type:	<u>03</u>	<u>Unit</u>
$V_{CC} = 3.0 V dc;$	$T_{C} = +25^{\circ}C, -55^{\circ}C$		0.0	ns
	$T_{C} = +125^{\circ}C$		1.0	ns
$V_{CC} = 4.5 V dc;$	$T_{C} = +25^{\circ}C, -55^{\circ}C$		1.0	ns
	T _C = +125°C		2.0	ns

1.5 Radiation features.

Maximum total dose available (dose rate = 50 – 300 rads (Si)/s):	
Device types 01, 02, 03, and 04	100 krads (Si)
Single Event Latch-up (SEL)	\geq 93 MeV-cm ² /mg

2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 <u>Specifications and Standards</u>. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

<u>1</u>/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with MIL-PRF-38535.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

<u>3</u>/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transitions and no stored data loss with the following conditions: $V_{IH} \ge 70$ percent of V_{CC} , $V_{IL} \le 30$ percent of V_{CC} , $V_{OH} \ge 70$ percent of V_{CC} , $V_{IL} \le 30$ percent of V_{CC} , $V_{OH} \ge 70$ percent of V_{CC} , $V_{IL} \le 30$ percent of V_{CC} , $V_{OH} \ge 70$ percent of V_{CC} at $-20 \ \mu$ A, $V_{OL} \le 30$ percent of V_{CC} at $20 \ \mu$ A.

 $[\]frac{4}{2}$ Unless otherwise specified, the values listed above shall apply over the full V_{CC} and T_C recommended operating range.

2.3 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78 - IC Latch-Up Test

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices

(Copies of these documents are available on line at <u>http://www.jedec.org</u> or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.4 <u>Order of precedence</u>. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4).

3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.3.2 Truth tables. The truth tables shall be as specified on figure 2.

3.3.3 Voltage levels for ground bounce. The voltage levels for ground bounce shall be as specified on figure 3.

3.3.4 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified on figure 4.

3.3.5 <u>Schematic circuits</u>. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity or preparing activity upon request.

3.3.6 <u>Case outlines.</u> The case outlines shall be as specified in 1.2.3 herein.

3.4 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 <u>Electrical performance characteristics and post irradiation end-point electrical parameter limits.</u> Unless otherwise specified, the electrical performance characteristics and postirradiation end-point electrical parameter limits are as specified in table I and apply over the case operating temperature range specified. Test conditions for these specified characteristics and limits are as specified in table I.

3.6 <u>Electrical test requirements</u>. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. Radiation hardness assurance level M, D, P, L, and R (see MIL-PRF-38535) in table I are postirradiation end-point electrical parameters.

3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.7.1 <u>Radiation hardness assurance identifier</u>. The radiation hardness assurance identifier shall be in accordance with MIL-PRF-38535 and herein (see 3.6).

3.8 <u>Microcircuit group assignment</u>. The devices covered by this specification shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

TABLE I.	Electrical	performance	characteristics.
		-	

Test and MIL-STD-883 test method	Symbol	$\begin{array}{l} \mbox{Test conditions } \underline{1}/ \\ -55^\circ C \leq T_C \leq +125^\circ C \\ +3.0 \ V \leq V_{CC} \leq +5.5 \ V \\ \mbox{unless otherwise specified} \end{array}$	Device type <u>2</u> /	Vcc	Group A subgroups	Limit	ts <u>1</u> / Max	Unit
High level output voltage 3006	V _{OH1} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.10 V$ $V_{IL} = 0.90 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$	All	3.0 V	1, 2, 3	2.9		V
	V _{ОН2} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.15 V$ $V_{IL} = 1.35 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$	All	4.5 V	1, 2, 3	4.4		
	V _{OH3} <u>4</u> / <u>5</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85 \text{ V}$ $V_{IL} = 1.65 \text{ V}$	All	5.5 V	1, 2, 3	5.4		
		For all other inputs, M V _{IN} = V _{CC} or GND	01, 02, 03, 04		1	5.4		
		I _{OH} = -50 μA D	- 00, 04			5.4		-
		P, L, R				5.4		-
	V _{0H4} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.10 V$ $V_{IL} = 0.90 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -4.0 mA$	All	3.0 V	1, 2, 3	2.4		
	V _{OH5} <u>4</u> / <u>5</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.15 \text{ V}$ $V_{IL} = 1.35 \text{ V}$	All	4.5 V	1, 2, 3	3.7		
		For all other inputs, M	01, 02,		1	3.7		
		$V_{IN} = V_{CC} \text{ or } GND$ $I_{OH} = -24 \text{ mA}$	03, 04			3.7		
		P, L, R				3.7		
	V _{ОН6} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85 V$ $V_{IL} = 1.65 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -24 \text{ mA}$	All	5.5 V	1, 2, 3	4.7		V
	V _{ОН7} <u>4/5/</u> <u>6</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85 V$ $V_{IL} = 1.65 V$	All	5.5 V	1, 2, 3	3.85		V
		For all other inputs, M V _{IN} = V _{CC} or GND	01, 02, 03, 04		1	3.85		-
		I _{OH} = -50 mA D				3.85		-
		P, L, R				3.85		

Test and MIL-STD-883	Symbol	Test conditions $1/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V	Device type <u>2</u> /	Vcc	Group A subgroups	Lim	its <u>1</u> /	Unit
test method		unless otherwise specified			5	Min	Max	
Low level output voltage 3007	V _{OL1} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.10 V$ $V_{IL} = 0.90 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$	All	3.0 V	1, 2, 3		0.1	V
	V _{OL2} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.15 V$ $V_{IL} = 1.35 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$	All	4.5 V	1, 2, 3		0.1	
	V _{OL3} <u>4</u> / <u>5</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85$ V $V_{IL} = 1.65$ V	All	5.5 V	1, 2, 3		0.1	
		For all other inputs, M	01, 02,		1		0.1	
		$V_{IN} = V_{CC} \text{ or GND}$ $I_{OL} = 50 \ \mu\text{A}$ D	03, 04				0.1	
		P, L, R					0.1	-
	V _{OL4}	For all inputs affecting output under test, V _{IN} = V _{IH} or V _{IL}	All	3.0 V	1, 3		0.4	
	<u>3</u> /	$V_{IH} = 2.10 \text{ V}$ $V_{IL} = 0.90 \text{ V}$ For all other inputs, $V_{IN} = V_{CC} \text{ or GND}$ $I_{OL} = 12 \text{ mA}$			2		0.5	
	V _{OL5}	For all inputs affecting output	All	4.5 V	1, 3 2		0.4	V
	<u>4/ 5</u> /	under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.15 \text{ V}$ $V_{IL} = 1.35 \text{ V}$			2		0.5	
		For all other inputs, M	01, 02,		1		0.4	
		$V_{IN} = V_{CC} \text{ or } GND$ $I_{OL} = 24 \text{ mA}$ P, L, R	03, 04				0.4 0.4	
	V _{OL6} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85$ V	All	5.5 V	1, 3		0.4	V
		$V_{IL} = 1.65 V$ For all other inputs, $V_{IN} = V_{CC} \text{ or GND}$ $I_{OL} = 24 \text{ mA}$			2		0.5	
	V _{OL7} <u>4/ 5</u> / <u>6</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85$ V $V_{IL} = 1.65$ V	All	5.5 V	1, 2, 3		1.65	
		For all other inputs, M	01, 02,	1	1		1.65	
		$V_{IN} = V_{CC} \text{ or } GND$ D	03, 04				1.65	
		I _{OL} = 50 mA P, L, R					1.65	

TABLE I. <u>Electrical performance characteristics</u> - Continued.

TABLE I.	Electrical	performance	characteristics	-	Continued.

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{c c} clamp \ voltage \\ 3022 \\ \hline \\ 3022 \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	x
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	5 V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5
Negative input clamp voltage V_{IC} $\underline{4}/\underline{5}/$ For input under test, $I_{IN} = -1 \text{ mA}$ All OpenOpen1-0.4-1.	5
Negative input clamp voltage V_{IC} $4/5/$ For input under test, $I_{IN} = -1 \text{ mA}$ All OpenOpen1-0.4-1.	5
clamp voltage $\frac{4}{5}$ $ $ $I_{IN} = -1 \text{ mA}$	5 V
3022 M 01.02. 1 -0.4 -1.	
3022 M 01, 02, 03, 04 1 -0.4 -1.	
high $\frac{4}{5}$ $V_{\rm IN} = V_{\rm CC}$ 0.0 V 2 1.	
3010 For all other inputs,	
$V_{IN} = V_{CC} \text{ or } \dot{G}ND$ M 01, 02, D 03, 04 1 0.	
P, L, R 0.	
Input current I_{IL} For input under test, All 5.5 V 1 -0.	
low $\underline{4}/\underline{5}/$ $V_{IN} = GND$ 2 -1. 3009 For all other inputs,	0
$V_{IN} = V_{CC} \text{ or GND } M = 01, 02, 1 = -0.$	1
D 03, 04 -0.	1
P, L, R -0.	
Quiescent supply IccH For all inputs, All 5.5 V 1 2.1	
current, output $\frac{4}{5}$ V _{IN} = V _{CC} or GND 2.40	
high M 01, 02, 03, 1 15	0
3005 04 75	0
P, L, R 01, 03, 04 70	0
02 120	
Quiescent supply current, output I_{CCL} For all inputs, $V_{IN} = V_{CC}$ or GNDAll5.5 V12.1240	
current, output $\underline{4}/$ $\underline{5}/$ V _{IN} = V _{CC} or GND 2 40 low M 01, 02, 03, 1 15	
3005	0
D 01, 03, 04 75	
P, L, R 01, 03, 04 70 120	
Quiescent supply lccz For all inputs. 02.04 55.1/ 1 2.	
current, output 4/ 5/ 7/ VIN = VCC or GND 05, 06 2 40.	
three state <u>M 02,04</u> 1 15 3005 D 02	
3005 D 02 10 04 75	
P, L, R 02 120	
04 70	0
Three-state $I_{OZH} = V_{IH}$ 02, 04, 5.5 V 1 0.4	
output leakage current high $\underline{4}/\underline{5}/\underline{7}/$ For all other inputs, Visit and other inputs,05, 06210.	0
Current high 3021 $V_{IN} = V_{CC}$ or GND $V_{OUT} = V_{CC}$ M02, 0411.0)
D 3.0	<u>,</u>
P, L, R 20.	0
Three-state I_{OZL} $OE = V_{IH}$ $02, 04, 5.5 V$ 1 -0.	
output leakage current low $4/5/7/$ $OE = V_{IH}$ $05, 06$ 2 -10 $U_{L} = V_{L}$ $V_{L} = V_{L}$ $V_{L} = V_{L}$ $05, 06$ 2 -10	.0
current low 3020 $V_{IN} = V_{CC} \text{ or GND}$ $V_{OUT} = GND$ Image: Constant of the second se	0
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
P, L, R -20	

Test and Symbol MIL-STD-883		Test conditions $\frac{1}{-55 \text{ °C}} \leq T_C \leq +125 \text{ °C}$	Device type <u>2</u> /	Vcc	Group A subgroups	Limits <u>1</u> /		Unit
test method		+3.0 V \leq V _{CC} \leq +5.5 V unless otherwise specified			5.15	Min	Max	
Input capacitance 3012	C _{IN}	See 4.4.1c T _C = +25°C	All	GND	4		10	pF
Output capacitance 3012	C _{OUT}	See 4.4.1c T _C = +25°C	02, 04, 05, 06	5.5 V	4		15	pF
Power dissipation capacitance	C _{PD} <u>8</u> /	See 4.4.1c T _C = +25°C	04, 05	5.0 V	4		40	pF
			01, 06				50	
			02				80	
			03				90	
High level ground bounce noise	V _{GBH} <u>9</u> / <u>10</u> /	V_{LD} = 2.5 V I_{OH} = -24 mA V_{IN} = 4.5 V or GND See figure 3	All	4.5 V	4		2000	mV
Low level ground bounce noise	V _{GBL} <u>9</u> / <u>10</u> /	$V_{LD} = 2.5 V$ $I_{OL} = +24 mA$ $V_{IN} = 4.5 V \text{ or GND}$ See figure 3	All	4.5 V	4		2000	mV
Latch-up input/ output over- voltage	Icc (O/V1) <u>11</u> /		All	5.5 V	2		200	mA
Latch-up input/ output positive over-current	I _{CC} (O/I1+) <u>11</u> /	$\begin{array}{l} t_w \geq 100 \ \mu s \\ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ m s \\ 5 \ \mu s \leq t_f \leq 5 \ m s \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ I_{trigger} = +120 \ mA \end{array}$	All	5.5 V	2		200	mA
Latch-up input/ output negative over-current	I _{CC} (O/I1-) <u>11</u> /	$\begin{array}{l} t_w \geq 100 \ \mu s \\ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ m s \\ 5 \ \mu s \leq t_f \leq 5 \ m s \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ I_{trigger} = -120 \ m A \end{array}$	All	5.5 V	2		200	mA

TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method	Symbol	Test conditions $\underline{1}/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V unless otherwise specified	Device type <u>2</u> /	V _{cc}	Group A subgroups		ts <u>1</u> /	Unit
Latch-up supply over-voltage	lcc (O/V2) <u>11</u> /	$\begin{array}{l} t_w \geq 100 \ \mu s \\ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ m s \\ 5 \ \mu s \leq t_f \leq 5 \ m s \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ V_{over} = 9.0 \ V \end{array}$	All	5.5 V	2	Min	<u>Max</u> 100	mA
Truth table test output voltage 3014	<u>4/ 5</u> / <u>12</u> /	$V_{IH} = 2.50 V \qquad M \\ V_{IL} = 0.45 V \qquad D \\ Verify output V_{OUT} \qquad P, L, R$	01, 02, 03, 04	3.0 V	7	L L	л т т	
		$V_{IL} = 0.60 \text{ V}, V_{IH} = 3.70 \text{ V}$ Verify output V_{OUT}	All	4.5 V	7, 8	L	Н	
Maximum clock frequency	mum clock f_{MAX} $C_L = 50 \text{ pF}$ minimum uency $B_L = 5000$			3.0 V	9, 11 10	90 75		MHz
3003	<u>13</u> /	See figure 4	4 02		9, 11	80		
			04		10 9, 11	60 75		
			05, 06		10 9, 11	55 85		
		$C_L = 50 \text{ pF} \text{ minimum}$	01, 03	4.5 V	10 9, 11	65 95		
		$R_L = 500\Omega$ See figure 4			10	90		
			02		9, 11 10	100 95		
			04		9, 11	95		
					10	80		
			05, 06		9, 11 10	100 85		

TABLE I. Ele	ectrical p	performance	characteristics	-	Continued.
--------------	------------	-------------	-----------------	---	------------

Test and MIL-STD-883 test method	Symbol	$\begin{array}{c} \text{Test condition} \\ -55^\circ\text{C} \leq \text{T}_\text{C} \leq + \\ +3.0 \text{ V} \leq \text{V}_\text{CC} \leq \\ \text{unless otherwise} \end{array}$	125°C +5.5 V	Device type <u>2</u> /	V _{cc}	Group A subgroups		ts <u>1</u> /	Unit
					0.01/		Min	Max	ns
Propagation delay <u>time</u> , CP to	t _{PHL1} , t _{PLH1}	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	1	01	3.0 V	9, 11	1.0	13.0	113
Yn or Yn	<u>4</u> / <u>5</u> /	See figure 4				10	1.0	16.0	
3003	<u>14/ 15/</u>	-		02		9, 11	1.0	13.5	
						10	1.0	16.5	ns
				03		9, 11	1.0	13.0	113
						10	1.0	15.0	
				04		9, 11	1.0	13.5	
						10	1.0	16.5	ns
				05		9, 11	1.0	10.0	115
						10	1.0	12.0	
				06		9, 11	1.0	14.0	
			М			10	1.0	16.0	
			IVI	01, 03		9	1.0	13.0	
			D	02, 04			1.0	13.5	
			D	01, 03			1.0	13.0	
			P, L, R	02, 04			1.0	13.5	
			г, ц, к	01, 03			1.0	13.0	
				02, 04			1.0	13.5	00
		$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	า	01	4.5 V	9, 11	1.0	10.0	ns
		$R_L = 500\Omega^2$ See figure 4				10	1.0	11.5	
		e e e agai e a		02		9, 11	1.0	9.5	
						10	1.0	12.0	
				03		9, 11	1.0	10.0	ns
						10	1.0	11.0	
				04		9, 11	1.0	9.5	
						10	1.0	11.5	
				05		9, 11	1.0	10.0	ns
						10	1.0	11.0	
				06		9, 11	1.0	10.0	
			N.4			10	1.0	11.5	
			М	01, 03	ļ	9	1.0	10.0	
				02, 04	ļ		1.0	9.5	
			D	01, 03			1.0	10.0	
				02, 04			1.0	9.5	
			P, L, R	01, 03			1.0	10.0	
				02, 04			1.0	9.5	

TABLE I.	Electrical	performance characteristics	-	Continued.
----------	-------------------	-----------------------------	---	------------

TABLE I.	Electrical	performance	characteristics	-	Continued.

Test and MIL-STD-883	Symbol	Test conditio -55°C \leq T _C \leq + +3.0 V \leq V _{CC} \leq unless otherwise	⊦125°C ≩+5.5 V	Device type <u>2</u> /	Vcc	Group A subgroups	Limi	ts <u>1</u> /	Unit
test method					-		Min	Max	
Propagation delay	t _{PHL2} ,	$C_L = 50 \text{ pF minimu}$	ım	01	3.0 V	9, 11	1.0	13.0	ns
time, MR to Yn 3003	t _{PLH2}	$R_L = 500\Omega$ See figure 4				10	1.0	16.0	
	<u>4/ 5/</u> <u>14/ 15/</u>		М	01		9	1.0	13.0	
			D	01			1.0	13.0	
			P, L, R	01			1.0	13.0	
		$C_L = 50 \text{ pF} \text{ minimu}$	ım	01	4.5 V	9, 11	1.0	10.0	ns
		$R_L = 500\Omega$ See figure 4				10	1.0	11.5	
			М	01		9	1.0	10.0	
			D	01			1.0	10.0	
			P, L, R	01			1.0	10.0	
Propagation delay time, output	t _{PZH} , t _{PZL}	$C_L = 50 \text{ pF minimu}$ $R_L = 500\Omega$	IM	02	3.0 V	9, 11	1.0	11.5	ns
en <u>abl</u> e, OE to Yn		See figure 4				10	1.0	14.0	
or Yn 3003	<u>4</u> / <u>5</u> / <u>14</u> / <u>15</u> /			04		9, 11	1.0	11.0	
3003	<u>14/ 13/</u>					10	1.0	13.0	
				05		9, 11	1.0	14.0	
						10	1.0	16.0	
				06		9, 11	1.0	21.0	
						10	1.0	22.0	
			М	02		9	1.0	11.5	
				04			1.0	11.0	
			D	02			1.0	11.5	
				04			1.0	11.0	
			P, L, R	02			1.0	11.5	
				04			1.0	11.0	
		$C_L = 50 \text{ pF} \text{ minimu}$	ım	02	4.5 V	9, 11	1.0	9.0	ns
		$R_L = 500\Omega$ See figure 4				10	1.0	10.5	
		See ligure 4		04		9, 11	1.0	8.5	
					-	10	1.0	9.5	
				05		9, 11	1.0	11.5	
					-	10	1.0	12.5	
				06		9, 11	1.0	18.5	ns
					-	10	1.0	19.5	
			М	02		9	1.0	9.0	
				04			1.0	8.5	
			D	02			1.0	9.0	
				04			1.0	8.5	
			P, L, R	02			1.0	9.0	
				04			1.0	8.5	

Test and MIL-STD-883 test method	Symbol	Test conditio -55°C \leq T _C \leq + +3.0 V \leq V _{CC} \leq unless otherwise	-125°C +5.5 V	Device type <u>2</u> /	V _{cc}	Group A subgroups		ts <u>1</u> /	Unit
							Min	Max	
Propagation delay time, output	t _{PHZ} ,	$C_L = 50 \text{ pF minimu}$	m	02	3.0 V	9, 11	1.0	12.5	ns
disable, OE to Yn	t _{PLZ}	R _L = 500Ω See figure 4				10	1.0	16.0	
or Yn	$\frac{4}{5}$	0		04		9, 11	1.0	12.0	
3003	<u>14</u> / <u>15</u> /					10	1.0	14.0	
				05		9, 11	1.0	14.0	
						10	1.0	16.0	
				06		9, 11	1.0	14.5	
						10	1.0	16.5	
			М	02		9	1.0	12.5	
				04			1.0	12.0	
			D	02			1.0	12.5	
				04			1.0	12.0	
			P, L, R	02			1.0	12.5	
				04			1.0	12.0	
		$C_L = 50 \text{ pF} \text{ minimu}$	m	02	4.5 V	9, 11	1.0	11.0	ns
		R _L = 500Ω See figure 4				10	1.0	12.5	
		See ligure 4		04		9, 11	1.0	10.0	
						10	1.0	11.5	
				05		9, 11	1.0	13.0	
						10	1.0	14.5	
				06		9, 11	1.0	13.5	ns
						10	1.0	14.5	
			М	02		9	1.0	11.0	
				04			1.0	10.0	
			D	02			1.0	11.0	
				04			1.0	10.0	
			P, L, R	02			1.0	11.0	
				04			1.0	10.0	

TABLE I. Electrical performance characteristics - Continued.

1/ Each input/output, as applicable, shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:

- a. V_{IC} (pos) tests, the GND terminal can be open. $T_C = +25^{\circ}C$.
- b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. $T_C = +25^{\circ}C$.
- c. All I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.

TABLE I. Electrical performance characteristics - Continued.

- 2/ The word "All" in the device type column means non-RHA limits for all devices types. M, D, P, L, and R in the conditions column specify the postirradiation limits for those device types specified in the device type column.
- 3/ This parameter is guaranteed, if not tested, to the limits specified in table I.
- 4/ RHA samples do not have to be tested at -55°C and +125°C prior to irradiation.
- 5/ When performing postirradiation electrical measurements for any RHA level, T_A = +25°C. Limits shown are guaranteed at T_A = +25°C ±5°C.
- $\underline{6}$ / Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum.
- $\underline{7}$ Three-state output conditions are required.
- $\underline{8}$ / Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$ and the dynamic current consumption, $I_S = (C_{PD} + C_L)V_{CC}f + I_{CC}$. For both P_D and I_S , f is the frequency of the input signal.
- 9/ This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I_{OL} maximum and I_{OH} maximum = i.e., ± 24 mA) and 50 pF of load capacitance (see figure 3). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse ($t_r = t_f = 3.5 \pm 1.5$ ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 M Ω impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (figure 3). The device inputs are then conditioned such that the output under test is at a high nominal V_{OH} level. The high level ground bounce measurement is then measured from nominal V_{OH} level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- <u>10</u>/ When used in asynchronous TTL compatible systems, ground bounce (V_{GBL} and V_{GBH}) = 2000 mV can be a possible problem.
- $\underline{11}$ / See EIA/JEDEC STD. No. 78 for electrically induced latch-up test methods and procedures. The values listed for I_{trigger} and V_{over} are to be accurate within ±5 percent.
- 12/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth tables and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V; high inputs = 3.7 V and low inputs = 0.6 V for V_{CC} = 4.5 V and H ≥ 1.5 V, L < 1.5 V; high inputs = 2.5 V and low inputs = 0.45 V for V_{CC} = 3.0 V. Tests at V_{CC} = 3.0 V are for RHA specified devices only (T_A = +25°C ±5°C). Functional tests at V_{CC} = 3.0 V are worst case for RHA specified devices.
- 13/ This test is required only for group A testing, see 4.4.1f.
- <u>14</u>/ Devices are tested at $V_{CC} = 3.0$ V and $V_{CC} = 4.5$ V at $T_C = +125^{\circ}C$ for sample testing and at $V_{CC} = 3.0$ V and $V_{CC} = 4.5$ V at $T_C = +25^{\circ}C$ for screening. Other voltages of V_{CC} and temperatures are guaranteed, if not tested, see 4.4.1d.
- <u>15</u>/ AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V and guaranteed by testing at $V_{CC} = 4.5$ V. Minimum ac limits for $V_{CC} = 5.5$ V are 1.0 ns and guaranteed by guardbanding the $V_{CC} = 4.5$ V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

Device types	01	02	03	04	05	06		
Case outlines	R, S, Z, 2	R, S, Z, 2	R, S, 2	R, S, Z, 2	R, S, 2	R, S, 2		
Terminal number		Terminal symbol						
1	MR	ŌĒ	OE	OE	OE	ŌĒ		
2	Y0	Y0	Y0	D0	Y0	D0		
3	D0	D0	D0	D1	D0	D1		
4	D1	D1	D1	D2	D1	D2		
5	Y1	Y1	Y1	D3	<u>Y1</u>	D3		
6	Y2	Y2	Y2	D4	Y2	D4		
7	D2	D2	D2	D5	D2	D5		
8	D3	D3	D3	D6	D3	D6		
9	Y3	Y3	Y3	D7	Y3	D7		
10	GND	GND	GND	GND	GND	GND		
11	СР	СР	CP	СР	СР	СР		
12	Y4	Y4	Y4	Y7	<u>¥4</u>	<u>Y7</u>		
13	D4	D4	D4	Y6	D4	Y6		
14	D5	D5	D5	Y5	D5	<u>Y5</u>		
15	Y5	Y5	Y5	Y4	<u>Y5</u>	Y4		
16	Y6	Y6	Y6	Y3	Y6	Y3		
17	D6	D6	D6	Y2	D6	<u>Y2</u>		
18	D7	D7	D7	Y1	D7	Y1		
19	Y7	Y7	Y7	Y0	<u>Y7</u>	Y0		
20	Vcc	Vcc	Vcc	V _{CC}	Vcc	Vcc		

	Terminal Symbol description
Terminal Symbol	Description
MR	Asynchronous master reset control input
ŌĒ	Device types 02, 04, 05, and 06: output enable control input (three-state). Device type 03: Output enable control input (chip enable)
Dn (n = 0 to 7)	Data inputs
Yn (n = 0 to 7)	Three-state, noninverting outputs
\overline{Yn} (n = 0 to 7)	Three-state, inverting outputs
CP	Clock (timing) input

FIGURE 1. Terminal connections.

Device type 01

Operating	Inputs			Output
mode	MR	CP	Dn	Yn
Reset (clear)	L	Х	Х	L
Load "1"	Н	\uparrow	Н	Н
Load "0"	Н	\uparrow	L	L

Device type 03

Operating	Inputs			Output
mode	OE	СР	Dn	Yn
Load "1"	L	\uparrow	Н	Н
Load "0"	L	\uparrow	L	L
Hold (do	Н	\uparrow	Х	No change
nothing)	Н	Х	Х	No change

Device type 02

	Inputs		Output
OE	CP	Dn	Yn
L	\uparrow	Н	Н
L	\uparrow	L	L
Н	Х	Х	Z

Device type 05

	Inputs		Output
OE	СР	Dn	Yn
L	\uparrow	Н	L
L	\uparrow	L	Н
L	L	Х	No change
Н	Х	Х	Z


Device types 04 and 06

Function	Inputs		Outputs		
	OE	СР	Dn	Yn	Yn *
Hold	Н	Н	L	Z	Z
Hold	Н	Н	Н	Z	Z
Load	Н	\uparrow	L	Z	Z
Load	Н	←	Н	Z	Z
Data available	L	\uparrow	L	L	Н
Data available	L	\uparrow	Н	Н	L
No change	L	Н	L	No change	No change
No change	L	Н	Н	No change	No change

*NOTE: The inverted output $\overline{(Yn)}$ applies to device type 06.

- H = High voltage level L = Low voltage level
- X = Irrelevant
- Z = High impedance
- \uparrow = Transition from low-to-high voltage level

FIGURE 2. Truth tables.



NOTE: Resistor and capacitor tolerances = $\pm 10\%$.

FIGURE 3. Voltage levels for ground bounce.





FIGURE 4. Switching waveforms and test circuit.



NOTES:

- 1. $C_L = 50 pF$ or equivalent (includes test jig and probe capacitance). 3. $R_L = 500 \Omega$ or equivalent.
- 3. $R_T = 50\Omega$ or equivalent.
- 4. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to V_{CC} ; PRR $\leq 10 \text{ MHz}$; duty cycle = 50 percent, $t_r \leq 3.0 \text{ ns}$; $t_f \le 3.0$ ns; t_r and t_f shall be measured from 10% of V_{CC} to 90% of V_{CC} and from 90% of V_{CC} to 10% of V_{CC}, respectively.
- Timing parameters shall be tested at a minimum input frequency of 1 MHz. 5.
- 6. For t_{PHL}, t_{PLH}, t_{PHZ}, and t_{PZH} measurements, V_{TEST} = Open. For t_{PLZ} and t_{PZL} measurements, V_{TEST} = 2 x V_{CC}.

FIGURE 4. Switching waveforms and test circuit - Continued.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.1.1 <u>Burn-in and life test circuits</u>. Burn-in and life test circuits shall be constructed so that the devices are stressed at the maximum operating conditions stated in 4.2c or 4.2d, as applicable, or equivalent as approved by the qualifying activity.

4.2 <u>Screening</u>. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Delete the sequence specified as interim (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of table IA of MIL-PRF-38535 and substitute lines 1 through 7 of table II herein.
- c. Unless otherwise specified in the manufacturer's QM plan for static burn-in, test condition A, method 1015 of MIL-STD-883, test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class B devices.
 - (1) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to $V_{CC}/2 \pm 0.5$ V. Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5$ V. R1 = 220 Ω to 47 k Ω .
 - (2) For static burn-in II, all inputs shall be connected through the R1 resistors to V_{CC}. Outputs may be open or connected to V_{CC}/2 \pm 0.5 V. Resistors are optional on open outputs, and required on outputs connected to V_{CC}/2 \pm 0.5 V. R1 = 220 Ω to 47 k Ω .
 - (3) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
- d. Unless otherwise specified in the manufacturer's QM plan for dynamic burn-in, test condition D, method 1015 of MIL-STD-883, the following shall apply:
 - (1) Input resistors = 220Ω to 2 k $\Omega \pm 20$ percent.
 - (2) Output resistors = $220\Omega \pm 20$ percent.
 - (3) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
 - (4) Clock inputs shall be connected through a resistor in parallel to a common clock pulse (CP1). Data inputs shall be connected through a resistor in parallel to a common clock pulse (CP2). Output enable control inputs shall be connected through a resistor in parallel to V_{CC} or GND, as applicable, enabling the device outputs. Reset control inputs shall be connected to V_{CC}. Each output shall be connected through a resistor to V_{CC}/2 ±0.5 V.
 - (5) CP1, CP2 = 25 kHz to 1 MHz square wave; $f_{CP2} = f_{CP1}/2$; duty cycle = 50 percent ±15 percent; $V_{IH} = 4.5$ V to V_{CC} ; $V_{IL} = 0$ V ±0.5 V; t_r , $t_f \le 100$ ns.
- e. Interim and final electrical test parameters shall be as specified in table II.
- f. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

4.2.1 Percent defective allowable (PDA).

- a. The PDA for class S devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. Static burn-in I and II failures shall be cumulative for determining the PDA.
- c. The PDA for class B devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
- d. Those devices whose measured characteristics, after burn-in, exceed the specified delta (Δ) limits or electrical parameter limits specified in table I, subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.
- 4.3 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-38535.

4.4 <u>Technology Conformance inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

- 4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
 - a. Tests shall be performed in accordance with table II herein.
 - b. O/V and O/I (latch-up) tests and V_{GBL/H} (ground bounce) tests shall be measured only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up test shall be considered destructive. Test all applicable pins on 5 devices with no failures.
 - c. C_{IN}, C_{OUT}, and C_{PD} shall be measured only for initial qualification and after process or design changes that may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN}, C_{OUT}, and C_{PD}, test all applicable pins on five devices with zero failures.
 - d. Subgroups 9 and 11 shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.
 - e. Subgroups 7 and 8 tests shall be sufficient to verify the truth table.
 - f. f_{MAX} shall be measured only for initial qualification and after process or design changes which may affect the device frequency. Test all applicable pins on 22 devices with no failures.
- 4.4.2 <u>Group B inspection</u>. Group B inspection shall be in accordance with table II of MIL-PRF-38535.
- 4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table III herein.
 - b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

Line	MIL-PRF-38535		Class S device	e <u>1</u> /	(Class B device	1/
no.	test requirements	Reference paragraph	Table I subgroups <u>2</u> /	Table III delta limits <u>3</u> /	Reference paragraph	Table I subgroups 2/	Table III delta limits <u>3</u> /
1	Interim electrical parameters		1			1	_
2	Static burn-in I (method 1015)	4.2c 4.5.2	Req'd <u>4</u> /			Not req'd	
3	Same as line 1		1	Δ			
4	Static burn-in II (method 1015)	4.2c 4.5.2	Req'd <u>4</u> /		4.2c 4.5.2	Req'd <u>5</u> /	
5	Same as line 1	4.2e	1*	Δ	4.2e	1*	Δ
6	Dynamic burn-in (method 1015)	4.2d 4.5.2	Req'd <u>4</u> /			Not req'd	
7	Same as line 1	4.2e	1	Δ			
8	Final electrical parameters		1*, 2, 7*, 9			1*, 2, 7, 9 5/	
9	Group A test requirements (method 5005)	4.4.1	1, 2, 3, 4, 7, 8, 9, 10, 11		4.4.1	1, 2, <mark>3</mark> , 4, 7, 8, 9, 10, 11	
10	Group B test when using the method 5005 QCI option	4.4.2	1, 2, 3, 7, 8, 9, 10, 11	Δ			
11	Group C end- point electrical parameters (method 5005)				4.4.3	1, 2	Δ
12	Group D end- point electrical parameters (method 5005)	4.4.4	1, 2, 3		4.4.4	1, 2	
13	Group E end- point electrical parameters (method 5005)	4.4.5	1, 7, 9		4.4.5	1, 7, 9	

TABLE II. Burn-in and electrical test requirements
--

- <u>1</u>/ Blank spaces indicate tests are not applicable.
- 2/ * indicates PDA applies to subgroups 1 and/or 7, as applicable (see 4.2.1).
- 3/ Δ indicates delta limits and shall be required only on table I, subgroup 1, where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (line 1).
- <u>4</u>/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with method 5004 of MIL-STD-883. For preburn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.
- 5/ The device manufacturer may, at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias) or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table II).

TABLE III. Delta limits at 25°C.

Parameter <u>1</u> /	Device types	Limits
I _{CCH} , I _{CCL} , I _{CCZ}	All	±100 nA

<u>1</u>/ The above parameters shall be recorded before and after the required burn-in and life tests to determine deltas (Δ).

4.4.4 <u>Group D inspection</u>. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.

4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.7 herein). RHA levels for device classes B and S shall be as specified in MIL-PRF-38535.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes B and S, subgroups 1 and 2 in table V, method 5005 of MIL-STD-883 shall be tested as appropriate for device construction.
- c. RHA tests for device classes B and S for levels M, D, P, L, and R shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
- e. For device classes B and S, the devices shall be subjected to radiation hardness assurance tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

- a. Input tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω +20%, and all outputs are open.
- b. Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω +20%, and all outputs are open.

4.4.5.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on class B and S devices requiring an RHA level greater that 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end-point electrical parameter limit at $+25^{\circ}C \pm 5^{\circ}C$. Testing shall be performed at initial gualification and after any design or process changes which may affect the RHA response of the device.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified and as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

4.5.2 <u>Burn-in and life test cool down procedures</u>. When the burn-in and life tests are completed and prior to removal of bias voltages, the devices under test (DUT) shall be cooled to within 10°C of their power stable condition at room temperature; then, electrical parameter end-point measurements shall be performed.

4.5.3 <u>Quiescent supply current</u>. When performing quiescent supply current measurements (I_{CC}), the meter shall be placed so that all currents flow through the meter.

5. PACKAGING

5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for original equipment design application and logistic support of existing equipment.

6.2 <u>Acquisition requirements.</u> Acquisition documents should specify the following:

- a. Title, number, and date of the specification.
- b. PIN and compliance identifier, if applicable (see 1.2).
- c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- d. Requirements for certificate of compliance, if applicable.
- e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
- f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action and reporting of results, if applicable.
- g. Requirements for product assurance and radiation hardness assurance options.
- h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the PIN. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- i. Requirements for "JAN" marking.
- j. Packaging requirements (see 5.1).

6.3 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractors parts lists.

6.4 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, P.O. Box 3990, Columbus, Ohio 43218-3990.

6.5 <u>Abbreviations, symbols, and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

C _{IN}	Input terminal-to-GND capacitance
C _{OUT}	Output terminal-to-GND capacitance
GND	Ground zero voltage potential
І _{ССН}	Quiescent supply current, outputs high
I _{CCL}	Quiescent supply current, outputs low
I _{CCZ}	Quiescent supply current, outputs three-state
I _{IL}	Input current low
I _{IH}	Input current high
T _c	Case temperature
T _A	Ambient temperature
V _{CC}	Positive supply voltage
С _{РD}	Power dissipation capacitance
V _{IC}	
V _{GB}	Ground bounce voltage
O/V	Latch-up over-voltage
O/I	
t _w	

6.6 Logistic support. Lead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class S for National Aeronautics and Space Administration or class B for Department of Defense (see 1.2.2), lead material and finish A (see 3.4). Longer length leads and lead forming should not affect the part number.

6.7 <u>Data reporting</u>. When specified in the purchase order or contract, a copy of the following data, as applicable, will be supplied.

- a. Attributes data for all screening tests (see 4.2) and variables data for all static burn-in, dynamic burn-in, RHA tests, and steady-state life tests (see 3.6).
- b. A copy of each radiograph.
- c. The technology conformance inspection (TCI) data (see 4.4).
- d. Parameter distribution data on parameters evaluated during burn-in (see 3.6).
- e. Final electrical parameters data (see 4.2e).
- f. RHA delta limits.

6.8 <u>Substitutability</u>. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges, post irradiation performance or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Military device type	Generic-industry type
01	54AC273
02	54AC374
03	54AC377
04	54AC574
05	54AC534
06	54AC564

6.9 <u>Changes from previous issue</u>. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extent of the changes.

Custodians: Army - CR Navy - EC Air Force - 11 DLA - CC

Review activities: Army - MI, SM Navy - AS, CG, MC, SH, TD Air Force – 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using ASSIST Online database at http://assist.daps.dla.mil.

Preparing activity: DLA - CC

(Project 5962-2086)