FEATURES

- ☐ 128K x 8 Static RAM with Chip Select Powerdown, Output Enable
- ☐ Auto-Powerdown[™] Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation Active:

550 mW (typical) at 25 ns Standby (typical): 5 mW (L7C108/109)

- 5 mW (L7C108/109) 0.5 mW (L7C108-L/109-L)
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Plug Compatible with Cypress CY7C108/109, IDT71024/71B024, Micron MT5C1008, Motorola MCM6226A/62L26A, Sony CXK581020
- ☐ Package Styles Available:
 - 32-pin Plastic DIP
 - 32-pin CerDIP
 - 32-pin Plastic SOJ
 - 32-pin Ceramic LCC

DESCRIPTION

The L7C108 and L7C109 are high-performance, low-power CMOS static RAMs. The storage circuitry is organized as 131,072 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. The L7C108 has a single active-low Chip Enable. The L7C109 has two Chip Enables (one active-low). These devices are available in four speeds with maximum access times from 15 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 550 mW (typical) at 25 ns. Dissipation drops to 50 mW (typical) and 25 mW (typical) for the low-powered versions when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the


minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C108/L7C109 and L7CL108-L/L7C109-L consume only 1.5 mW and 60 µW (typical) respectively, at 3 V, allowing effective battery backup operation.

The L7C108 and L7C109 provide asynchronous (unclocked) operation with matching access and cycle times. The Chip Enables and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A16. For the L7C108, reading from a designated location is accomplished by presenting an address and driving $\overline{CE1}$ and \overline{OE} LOW while \overline{WE} remains HIGH. For the L7C109, $\overline{CE1}$ and \overline{OE} must be LOW while CE2 and \overline{WE} are HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when $\overline{CE1}$ or \overline{OE} is HIGH, or CE2 (L7C109) or \overline{WE} is LOW.

Writing to an addressed location is accomplished when the active-low CE1 and WE inputs are both LOW, and CE2 (L7C109) is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C108 and L7C109 can withstand an injection current of up to 200 mA on any pin without damage.



10/21/93-LDS 108/9-B



AXIMUM RATINGS Above which useful life may be impaired (Notes	1, 2)
Storage temperature	–65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	25 mA
Latchup current	> 200 mA

OPERATING CONDITIONS To meet spec	ified electrical and switching characteri	stics
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Active Operation, Military	-55°C to +125°C	$4.5~V \leq \textbf{V} \text{CC} \leq 5.5~V$
Data Retention, Commercial	0°C to +70°C	$2.0 \text{ V} \le \text{V} \text{cc} \le 5.5 \text{ V}$
Data Retention, Military	-55°C to +125°C	$2.0 \text{ V} \leq \text{V} \text{cc} \leq 5.5 \text{ V}$

			L	7C108/1	09	L7C	108-L/1	09-L	
Symbol	Parameter	Test Condition	Min	Тур	Мах	Min	Тур	Max	Unit
V OH	Output High Voltage	V CC = 4.5 V, IOH = -4.0 mA	2.4			2.4			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.4			0.4	٧
V iн	Input High Voltage		2.2		V CC +0.3	2.2		V cc +0.3	V
V IL	Input Low Voltage	(Note 3)	-3.0		0.8	-3.0		0.8	٧
lix	Input Leakage Current	GND ≤ VIN ≤ VCC	-10		+10	-10		+10	μА
loz	Output Leakage Current	GND ≤ Vout ≤ Vcc, CE = Vcc	-10		+10	-10		+10	μА
ICC2	Vcc Current, TTL Inactive	(Note 7)		10	20		5	10	mA
ICC3	Vcc Current, CMOS Standby	(Note 8)		1	3.0		0.1	0.5	mA
ICC4	Vcc Current, Data Retention	V CC = 3.0 V (Note 9)		500	1000		20	100	μΑ
Cin	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5			5	pF
Соит	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7			7	pF


					L7	C108/10)9-	
Symbol	Parameter	Test Condition	25	20	17	15		Unit
ICC1	Vcc Current, Active	(Note 6)	145	180	210	215		mA





128K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

					Ĺ	.7C10	08/109	-			
		2	5	2	0	1	7	1	15		-
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tavav	Read Cycle Time	25		20		17		15			
tavov	Address Valid to Output Valid (Notes 13, 14)		25		20		17		15		
taxox	Address Change to Output Change	3		3		3		3			
tclav	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		17		15		
tclaz	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3		3			
tchaz	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8		7		
toLQV	Output Enable Low to Output Valid		9		9		9		7		
toloz	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0		0			
tonaz	Output Enable High to Output High Z (Notes 20, 21)		10		7		6		5		
t PU	Input Transition to Power Up (Notes 10, 19)	0		0		0		0			
t PD	Power Up to Power Down (Notes 10, 19)		25		20		17	1	15		
tCHVL	Chip Enable High to Data Retention (Note 10)	0		0		0		0	T		








^{*}Applies to L7C109 only




128K x 8 Static RAM (Low Power)

SWITCHING CHARACTERISTICS Over Operating Range

					L	.7C10	8/109)			
		2	5	2	0	1	7	1	15		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t avav	Write Cycle Time	20		20		17		15			
tolew	Chip Enable Low to End of Write Cycle	15		15		13		12			
t avbw	Address Valid to Beginning of Write Cycle	0		0		0		0			
tavew	Address Valid to End of Write Cycle	15		15		13		12			
t EWAX	End of Write Cycle to Address Change	0		0		0		0			
twlew	Write Enable Low to End of Write Cycle	15		15		13		12			
t DVEW	Data Valid to End of Write Cycle	10		9		8	1	7			
t EWDX	End of Write Cycle to Data Change	0		0		0		0			
twhoz	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0		0			
twLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7	† <i>-</i>	7		6		5	Ť	





^{*}Applies to L7C109 only

128K x 8 Static RAM (Low Power)


NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at $-0.6~\rm V$. A current in excess of 100 mA is required to reach $-2.0~\rm V$. The device can withstand indefinite operation with inputs as low as $-3~\rm V$ subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\text{CE}}_1 \leq \text{VIL}$, $\overline{\text{CE}}_2^* \geq \text{VIH}$, $\overline{\text{WE}} \leq \text{VIL}$. Input pulse levels are 0 to 3.0 V.
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\text{CE1}} \ge \text{VIH}$, $\text{CE2*} \le \text{VIL}$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\text{CE}}_1 = \text{VCC}$, $\overline{\text{CE}}_2^* = \overline{\text{GND}}$. Input levels are within 0.2 V of Vcc or GND.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CEi must be ≥ VCC 0.2 V or CE2* must be ≤ 0.2 V. All other inputs must meet VIN ≥ VCC 0.2 V or VIN ≤ 0.2 V to ensure full powerdown. For low power version (if applicable), this requirement applies only to CE1, CE2*, and WE; there are no restrictions on data and address.
- 10. These parameters are guaranteed but not 100% tested.


- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (CE1 low, CE2* high).
- 15. All address lines are valid prior-to or coincident-with the CE1 and CE2* transition to active.
- 16. The internal write cycle of the memory is defined by the overlap of $\overline{\text{CE}}$ and CE2* active and $\overline{\text{WE}}$ low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
- 17. If $\overline{\text{WE}}$ goes $\underline{\text{low}}$ before or concurrent with the latter of $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ * going active, the output remains in a high impedance state.
- 18. If $\overline{\text{CE}_1}$ and $\overline{\text{CE}_2}^*$ goes inactive before or concurrent with $\overline{\text{WE}}$ going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Rising edge of CE2* (CE1 active) or the falling edge of CE1 (CE2* active).
- b. Falling edge of \overline{WE} ($\overline{CE1}$, $CE2^*$ active).
- c. Transition on any address line (CE1, CE2* active).
- d. Transition on any data line ($\overline{CE1}$, $CE2^*$, and \overline{WE} active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ± 200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. $\overline{\text{CE}_1}$, CE2*, or $\overline{\text{WE}}$ must be inactive during address transitions.
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01 µF high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.









32-pin — 0.4" wide		32-pin — 0.4" wide	
NC	32	NC	32 VCC 31 A16 30 NC 29 WE 28 A15 27 A14 26 A13 25 A12 24 OE 23 A11 22 CE1 21 I/O6 19 I/O5 18 I/O4 17 I/O3
Manage of the second se		322222222222222	
Plastic DIP (P18)	Ceramic DIP (C10)	Plastic SOJ (W7)	
)°C to +70°C — Commercial	SCREENING		
L7C108PC25*	L7C108CC25*	L7C108WC25*	
L7C108PC20*	L7C108CC20*	L7C108WC20*	
L7C108PC17*	L7C108CC17*	L7C108WC17*	
L7C108PC15*	L7C108CC15*	L7C108WC15*	I

Speed	(P18)	(C10)	(W7)	
:	0°C to +70°C — COMMERCIA	AL SCREENING		
25 ns	L7C108PC25*	L7C108CC25*	L7C108WC25*	
20 ns	L7C108PC20*	L7C108CC20*	L7C108WC20*	
17 ns	L7C108PC17*	L7C108CC17*	L7C108WC17*	
15 ns	L7C108PC15*	L7C108CC15*	L7C108WC15*	
	-55°С to +125°С — Соммі	ERCIAL SCREENING		
25 ns		L7C108CM25*		
20 ns		L7C108CM20*		
17 ns		L7C108CM17*		
	FF00 to 1000 MIL O	TD 000 C		
25 ns	-55°C to +125°C - MIL-S	L7C108CMB25*	r	
20 ns		L7C108CMB20*		
20 ns	[L7C108CMB17*		
17 ns		L/CTO8CWB1/		

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C108CMB25L)



	L7C108 ORDERING INFORMATIO	
	32-pin	
	0	
1	NC A S & A Z	
1	4 3 2 32 31 30	
1	A ₃ > 5 29 < WE	
١	A4 6 28 A15 A5 7 27 A14	
1	As 38 26 d As 2	
	A7	
	A8 > 10 VIEW 24 COE A9 > 11 23 CA11	
1	A ₁₀ \(\frac{12}{CE_1} \)	
1	1/00 } 13 21 \$ 1/07	
	14 15 16 17 18 19 20	
	0/ 0/ 0/ 0/ 0/ 0/ 0/ 0/ 0/ 0/ 0/ 0/ 0/ 0	
	≥ ≥ 6 ≥ ≥ ≥ ≥	
1		
	_	
Т		
Т		
1		
	William Control	
	William Control of the Control of th	
	William Company	
4	Ceramic Leadless	
d	Chip Carrier (K11)	
s s	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC20*	
s s	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25° L7C108KC20° L7C108KC17°	
s s	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC20*	
s s s	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15*	
s s s	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15* -55°C to +125°C — COMMERCIAL SCREENING	
s s s	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15*	
s s s	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15* -55°C to +125°C — COMMERCIAL SCREENING L7C108KM25*	
-	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15* -55°C to +125°C — COMMERCIAL SCREENING L7C108KM25* L7C108KM20*	
-	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15* -55°C to +125°C — COMMERCIAL SCREENING L7C108KM25* L7C108KM20* L7C108KM17*	
-	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15* -55°C to +125°C — COMMERCIAL SCREENING L7C108KM25* L7C108KM20* L7C108KM17* -55°C to +125°C — MIL-STD-883 COMPLIAN	
-	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15* -55°C to +125°C — COMMERCIAL SCREENING L7C108KM25* L7C108KM20* L7C108KM17*	
	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15* -55°C to +125°C — COMMERCIAL SCREENING L7C108KM25* L7C108KM20* L7C108KM17* -55°C to +125°C — MIL-STD-883 COMPLIAN L7C108KM825*	
-	Chip Carrier (K11) 0°C to +70°C — COMMERCIAL SCREENING L7C108KC25* L7C108KC17* L7C108KC15* -55°C to +125°C — COMMERCIAL SCREENING L7C108KM25* L7C108KM20* L7C108KM17* -55°C to +125°C — MIL-STD-883 COMPLIAN L7C108KM825* L7C108KM820*	

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C108KMB25L)



32-pin — 0.4" wide		32-pin — 0.4" wide	
NC	32	NC	32
		32022 2022 2022 2022 2022 2022 2022 202	
Plastic DIP (P18)	Ceramic DIP (C10)	Plastic SOJ (W7)	
	AL SCREENING	· · · · · · · · · · · · · · · · · · ·	
0°C to +70°C — COMMERCIA			
L7C109PC25*	L7C109CC25*	L7C109WC25*	
	L7C109CC25* L7C109CC20* L7C109CC17*	L7C109WC25* L7C109WC20* L7C109WC17*	

Speed	(P18)	(C10)	(W7)	
	0°C to +70°C — COMMERCIA	L SCREENING		
25 ns	L7C109PC25*	L7C109CC25*	L7C109WC25*	
20 ns	L7C109PC20*	L7C109CC20*	L7C109WC20*	
17 ns	L7C109PC17*	L7C109CC17*	L7C109WC17*	
15 ns	L7C109PC15*	L7C109CC15*	L7C109WC15*	
 -	-55°C to +125°C Comme	RCIAL SCREENING		
25 ns		L7C109CM25*		
20 ns		L7C109CM20*		
17 ns		L7C109CM17*		
	-55°C to +125°C MIL-S'	TD 992 C		
25 ns	-55 C to +125 C - IMIC-9	L7C109CMB25*	· · · · · · · · · · · · · · · · · · ·	
20 ns		L7C109CMB20*		
17 ns		L7C109CMB17*		
ı				

^{*}The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C109CMB25L)



128K x 8 Static RAM (Low Power)

- 1	L7C109 ORDERING	ALORMAI	IUN	<u> </u>			<u> </u>
1	32-pin						
ļ							
	A A A	V V V V V V V V V V V V V V V V V V V					
	4 3 2	1 32 31 30					
	A ₃ >5	· .	VE				
	A4 26		A15				
l	A5 }7 A6 }8	م لم عد	A14 A13				
١	۷/ راء 🗼 الم		A ₁₂				
١	A8 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	24 \	DE A ₁₁				
١	A10 > 12	22 🕻 ֿ	DE1				
١	1/00 }13	21 🤇 I.	/O7				
	14 15 16	7 18 19 20					
	0 0 V	§ § § §					
l	 - 6						
				ļ			
١							
١							
1							
	The state of the s						
	Total Control of the						
	Harris Marketon	,					
ed.	Ceramic Leadless Chip Carrier (K11)	,					
d	Ceramic Leadless Chip Carrier (K11) 0°C to +70°C — COMMERCIA	L. SCREENING					
s	Chip Carrier (K11) 0°C to +70°C — Commercu L7C109KC25*	AL SCREENING					
is is	Chip Carrier (K11) 0°C to +70°C — COMMERCU L7C109KC25* L7C109KC20*	L SCREENING					
s s	Chip Carrier (K11) 0°C to +70°C — Commercu L7C109KC25*	AL SCREENING					
is is	Chip Carrier (K11) 0°C to +70°C — COMMERCU L7C109KC25* L7C109KC20* L7C109KC17*	AL SCREENING				·	
ed IS IS IS	Chip Carrier (K11) 0°C to +70°C — COMMERCY L7C109KC25* L7C109KC17* L7C109KC15*		ika:				
is is	Chip Carrier (K11) 0°C to +70°C — COMMERCU L7C109KC25* L7C109KC20* L7C109KC17*		likg				
s s s s	Chip Carrier (K11) 0°C to +70°C — COMMERCY L7C109KC20* L7C109KC17* L7C109KC15* -55°C to +125°C — COMMERCY L7C109KM25* L7C109KM20*		NC				
IS IS IS IS	Chip Carrier (K11) 0°C to +70°C — COMMERCU L7C109KC25° L7C109KC17° L7C109KC15° -55°C to +125°C — COMME L7C109KM25°		ika				
IS IS IS	Chip Carrier (K11) 0°C to +70°C — COMMERCY L7C109KC20* L7C109KC17* L7C109KC15* -55°C to +125°C — COMMERCY L7C109KM25* L7C109KM20*		ing				
IS IS IS IS	Chip Carrier (K11) 0°C to +70°C — COMMERCY L7C109KC20* L7C109KC17* L7C109KC15* -55°C to +125°C — COMME L7C109KM25* L7C109KM20* L7C109KM17*	RCIAL SCREEN					
IS IS IS	Chip Carrier (K11) 0°C to +70°C — COMMERCY L7C109KC20° L7C109KC17° L7C109KC15° -55°C to +125°C — COMME L7C109KM25° L7C109KM20° L7C109KM17° -55°C to +125°C — MiL-S	RCIAL SCREEN					
IS IS IS IS IS	Chip Carrier (K11) 0°C to +70°C — COMMERCY L7C109KC20° L7C109KC17° L7C109KC15° -55°C to +125°C — COMME L7C109KM20° L7C109KM20° L7C109KM17° -55°C to +125°C — MiL-S L7C109KMB25°	RCIAL SCREEN					
IS IS IS	Chip Carrier (K11) 0°C to +70°C — COMMERCY L7C109KC20° L7C109KC17° L7C109KC15° -55°C to +125°C — COMME L7C109KM20° L7C109KM20° L7C109KM17° -55°C to +125°C — MiL-S L7C109KMB25° L7C109KMB20°	RCIAL SCREEN					
S S S S S S S S S S S S S S S S S S S	Chip Carrier (K11) 0°C to +70°C — COMMERCY L7C109KC20° L7C109KC17° L7C109KC15° -55°C to +125°C — COMME L7C109KM20° L7C109KM20° L7C109KM17° -55°C to +125°C — MiL-S L7C109KMB25°	RCIAL SCREEN					

*The Low Power version is specified by adding the "L" suffix after the speed grade (e.g., L7C109KMB25L)

