

# IH5040-IH5047

# JAN QUALIFIED High Reliability High-Level CMOS Analog Switch

## GENERAL DESCRIPTION

The IH5040 family of solid state analog switches use an improved, high voltage CMOS monolithic technology. These devices provide ease-of-use and performance advantages not previously available from solid state switches. This improved CMOS technology provides input overvoltage capability to  $\pm 25$  volts without damage to the device, and destructive latch-up has been eliminated. Early CMOS switches were destroyed when power supplies were removed with an input signal present. The IH5040 CMOS technology has eliminated this serious problem.


Key performance advantages of the 5040 series are TTL compatibility and ultra low-power operation. The quiescent current requirement is less than  $1\mu\text{A}$ . Also, the 5040 guarantees Break-Before-Make switching, accomplished by extending the  $t_{\text{on}}$  time (300ns TYP.) so that it exceeds  $t_{\text{off}}$  time (200ns TYP.). This insures that an ON channel will be turned OFF before an OFF channel can turn ON. The need for external logic required to avoid channel to channel shorting during switching is eliminated.

Many of the 5040 series improve upon and are pin-for-pin and electrical replacements for other solid state switches.

## FEATURES

- Switches Greater Than 20Vpp Signals With  $\pm 15\text{V}$  Supplies
- Quiescent Current Less Than  $1\mu\text{A}$
- Overvoltage Protection to  $\pm 25\text{V}$
- Break-Before-Make Switching  $t_{\text{off}}$  200ns,  $t_{\text{on}}$  300ns Typical
- TTL, DTL, CMOS, PMOS Compatible
- Non-Latching With Supply Turn-Off
- New DPDT & 4PST Configurations
- Complete Monolithic Construction
- IH5040-5045 JAN 38510 Approved

## ORDERING INFORMATION



### FUNCTIONAL DESCRIPTION

INTERSIL Part No.	Type	$r_{\text{DS(on)}}$	Pin for Pin Compatible
IH5040	SPST	75 $\Omega$	HI5040/DG5040
IH5041	Dual SPST	75 $\Omega$	HI5041/DG5041
IH5042	SPDT	75 $\Omega$	HI5042/DG5042
IH5043	Dual SPDT	75 $\Omega$	HI5043/DG5043
IH5044	DPST	75 $\Omega$	HI5044/DG5044
IH5045	Dual DPST	75 $\Omega$	HI5045/DG5045
IH5046	DPDT	75 $\Omega$	HI5046
IH5047	4PST	75 $\Omega$	HI5047

NOTE 1. See Switching State diagrams for applicable package equivalency.

## IH5040-IH5047

## ABSOLUTE MAXIMUM RATINGS

$V^+ - V^-$	<36V
$V^+ - V_D$	<30V
$V_D - V^-$	<30V
$V_D - V_S$	< $\pm 22V$
$V_L - V^-$	<33V
$V_L - V_{IN}$	<30V
$V_L - GND$	<20V
$V_{IN} - GND$	<20V

Current (Any Terminal)	<30mA
Storage Temperature	-65°C to +150°C
Operating Temperature	
M	-55°C to +125°C
Lead Temperature (Soldering, 10sec)	300°C
Power Dissipation	450mW
(All Leads Soldered to a P.C. Board)	
Derate 6mW/°C Above 70°C	

**NOTE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (@ 25°C,  $V^+ = +15V$ ,  $V^- = -15V$ ,  $V_L = +5V$ )

Per Channel		Test Conditions	Min/Max Limits			Units
Symbol	Characteristic		Military			
			-55°C	+25°C	+125°C	
$I_{IN(ON)}$	Input Logic Current	$V_{IN} = 2.4V$	$\pm 1$	$\pm 1$	10	$\mu A$
$I_{IN(OFF)}$	Input Logic Current	$V_{IN} = 0.8V$	$\pm 1$	$\pm 1$	10	$\mu A$
$r_{DS(on)}$	Drain-Source On Resistance	$I_S = 10mA$ $V_{ANALOG} = -10V$ to +10V	75	75	150	$\Omega$
$\Delta r_{DS(ON)}$	Channel to Channel $r_{DS(ON)}$ Match			25 (typ)		$\Omega$
$V_{ANALOG}$	Min. Analog Signal Handling Capability			$\pm 11$ (typ)		V
$I_{D(OFF)}/I_{S(OFF)}$	Switch OFF Leakage Current	$V_{ANALOG} = -10V$ to +10V		$\pm 1$	100	nA
$I_{D(ON)} + I_{S(ON)}$	Switch On Leakage Current	$V_D = V_S = -10V$ to +10V		$\pm 2$	200	nA
$t_{on}$	Switch "ON" Time	$R_L = 1k\Omega$ , $V_{ANALOG} = -10V$ to +10V See Fig. 3		1000		ns
$t_{off}$	Switch "OFF" Time	$R_L = 1k\Omega$ , $V_{ANALOG} = -10V$ to +10V See Fig. 3		500		ns
$Q_{(INJ.)}$	Charge Injection	See Fig. 3		15 (typ)		mV
OIRR	Min. Off Isolation Rejection Ratio	$f = 1MHz$ , $R_L = 100\Omega$ , $C_L \leq 5pF$ See Fig. 5		54 (typ)		dB
$I^+ Q$	$V^+$ Power Supply Quiescent Current		$\pm 1$	$\pm 1$	10	$\mu A$
$I^- Q$	$V^-$ Power Supply Quiescent Current	$V^+ = +15V$ , $V^- = -15V$ , $V_L = +5V$	$\pm 1$	$\pm 1$	10	$\mu A$
$I^- LQ$	+5V Supply Quiescent Current		$\pm 1$	$\pm 1$	10	$\mu A$
$I_{GND}$	Gnd Supply Quiescent Current		$\pm 1$	1	10	$\mu A$
CCRR	Min. Channel to Channel Cross Coupling Rejection Ratio	One Channel Off; Any Other Channel Switches as per Fig. 6		54 (typ)		dB

**Note:** Typical values are for design aid only, not guaranteed and not subject to production testing.

# IH5040-IH5047




Figure 2: Switching State Diagrams

# IH5040-IH5047

2






Figure 2: Switching State Diagrams (Cont.)

# IH5040-IH5047


## TYPICAL PERFORMANCE CHARACTERISTICS (Per Channel)




0179-21




0179-22




0179-23




0179-24



0179-25



0179-26




0179-27


# IH5040-IH5047

## TYPICAL PERFORMANCE CHARACTERISTICS (CONT.)

### POWER SUPPLY QUIESCENT CURRENT vs LOGIC FREQUENCY RATE




0179-28



0179-29

## TEST CIRCUITS



NOTE 1: Some channels are turned on by high "1" logic inputs and other channels are turned on by low "0" inputs; however 0.8V to 2.4V describes the min. range for switching properly. Refer to logic diagrams to see absolute value of logic input required to produce "ON" or "OFF" state.

## APPLICATIONS




Figure 6: Improved Sample & Hold Using IH5043

# IH5040-IH5047

## APPLICATIONS (Continued)




Figure 7: Using the CMOS Switch to Drive an R/2R Ladder Network (2 Legs)




Figure 8: Digitally Tuned Low Power Active Filter

APPLICATIONS (Continued)

2




Figure 9: Interfacing with TTL Open Collector Logic  
(Typ. Example for +15V Case Shown)




Figure 10: Interfacing with CMOS Logic



# IH5040-IH5047

## APPLICATIONS (Continued)




Figure 11: TTL Logic Interface

0179-38