

Features

- Low Voltage and Standard Voltage Operation
 - 5.0 (V_{CC} = 4.5V to 5.5V)
 - 2.7 (V_{CC} = 2.7V to 5.5V)
 - 2.5 (V_{CC} = 2.5V to 5.5V)
 - 1.8 (V_{CC} = 1.8V to 5.5V)
- Internally Organized 128 x 8
- 2-Wire Serial Interface
- Bidirectional Data Transfer Protocol
- 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
- 4-Byte Page Write Mode
- Self-Timed Write Cycle (10 ms max)
- High Reliability
 - Endurance: 1 Million Cycles
 - Data Retention: 100 Years
- Automotive Grade and Extended Temperature Devices Available
- 8-Pin PDIP and JEDEC SOIC Packages

2-Wire
Serial CMOS
E²PROM



1K (128 x 8)

Description

The AT24C01 provides 1024 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 128 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C01 is available in space saving 8-pin PDIP and 8-pin SOIC packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V), 2.5V (2.5V to 5.5V) and 1.8V (1.8V to 5.5V) versions.


Pin Configurations

Pin Name	Function
NC	No Connect
SDA	Serial Data
SCL	Serial Clock Input
Test	Test Input (GND or V _{CC})





Operating Temperature.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.1V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0 mA

[illegible]

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each E²PROM device and negative edge clock data out of each device.

CONTACT: 204.783.3331

AT24C01, 1K SERIAL E²PROM: Internally organized with 128 pages of 1-byte each. The 1K requires a 7 bit data word address for random word addressing.

Pin Capacitance

Applicable over recommended operating range from $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$, $V_{CC} = +1.8\text{V}$.

Symbol	Test Condition	Max	Units	Conditions
$C_{I/O}$	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0\text{V}$
C_{IN}	Input Capacitance ($A_0, A_1, A_2, \text{SCL}$)	6	pF	$V_{IN} = 0\text{V}$

2

DC Characteristics

Applicable over recommended operating range from: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = +1.8\text{V}$ to $+5.5\text{V}$, $T_{AC} = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +1.8\text{V}$ to $+5.5\text{V}$ (unless otherwise noted).

Symbol	Parameter	Test Condition	Min	Typ	Max	Units
V_{CC1}	Supply Voltage		1.8		5.5	V
V_{CC2}	Supply Voltage		2.5		5.5	V
V_{CC3}	Supply Voltage		2.7		5.5	V
V_{CC4}	Supply Voltage		4.5		5.5	V
I_{CC}	Supply Current $V_{CC} = 5.0\text{V}$	READ at 100 kHz		0.4	1.0	mA
I_{CC}	Supply Current $V_{CC} = 5.0\text{V}$	WRITE at 100 kHz		2.0	3.0	mA
I_{SB1}	Standby Current $V_{CC} = 1.8\text{V}$	$V_{IN} = V_{CC}$ or V_{SS}		0.6	3.0	μA
I_{SB2}	Standby Current $V_{CC} = 2.5\text{V}$	$V_{IN} = V_{CC}$ or V_{SS}		1.4	4.0	μA
I_{SB3}	Standby Current $V_{CC} = 2.7\text{V}$	$V_{IN} = V_{CC}$ or V_{SS}		1.6	4.0	μA
I_{SB4}	Standby Current $V_{CC} = 5.0\text{V}$	$V_{IN} = V_{CC}$ or V_{SS}		8.0	18.0	μA
I_{LI}	Input Leakage Current	$V_{IN} = V_{CC}$ or V_{SS}		0.10	3.0	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{CC}$ or V_{SS}		0.05	3.0	μA
V_{IL}	Input Low Level ⁽¹⁾		-1.0		$V_{CC} \times 0.3$	V
V_{IH}	Input High Level ⁽¹⁾		$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V
V_{OL2}	Output Low Level $V_{CC} = 3.0\text{V}$	$I_{OL} = 2.1\text{ mA}$			0.4	V
V_{OL1}	Output Low Level $V_{CC} = 1.8\text{V}$	$I_{OL} = 0.15\text{ mA}$			0.2	V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.





AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +1.8\text{V}$ to $+5.5\text{V}$, $CL = 1$ TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	2.7-, 2.5-, 1.8-volt		5.0-volt		Units
		Min	Max	Min	Max	
fSCL	Clock Frequency, SCL		100		400	kHz
tLOW	Clock Pulse Width Low	4.7		1.2		μs
tHIGH	Clock Pulse Width High	4.0		0.6		μs
tI	Noise Suppression Time ⁽¹⁾		100		50	ns
tAA	Clock Low to Data Out Valid	0.1	4.5	0.1	0.9	μs
tBUF	Time the bus must be free before a new transmission can start ⁽¹⁾	4.7		1.2		μs
tHD.STA	Start Hold Time	4.0		0.6		μs
tsu.STA	Start Set-up Time	4.7		0.6		μs
tHD.DAT	Data In Hold Time	0		0		μs
tsu.DAT	Data In Set-up Time	200		100		ns
tR	Inputs Rise Time ⁽¹⁾		1.0		0.3	μs
tF	Inputs Fall Time ⁽¹⁾		300		300	ns
tsu.STO	Stop Set-up Time	4.7		0.6		μs
tDH	Data Out Hold Time	100		50		ns

Note: 1. This parameter is characterized and is not 100% tested.

Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.


START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition which terminates all communications. After a read sequence, the stop command will place the E²PROM in a standby power mode (refer to Start and Stop Definition timing diagram).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the E²PROM in 8 bit words. Any device on the system bus receiving data (when communicating with the E²PROM) must pull the SDA bus low to acknowledge that it has successfully received each word. This must happen during the ninth clock cycle after each word received and after all other system devices have freed the SDA bus. The E²PROM will likewise acknowledge by pulling SDA low after receiving each address or data word (refer to Acknowledge Response from Receiver timing diagram).


STANDBY MODE: The AT24C01 features a low power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

Bus Timing SCL: Serial Clock SDA: Serial Data I/O




2

Write Cycle Timing SCL: Serial Clock SDA: Serial Data I/O




Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.


Data Validity



Start and Stop Definition



Output Acknowledge



Write Operations

BYTE WRITE: Following a start condition, a write operation requires a 7 bit data word address and a low write bit. Upon receipt of this address, the E²PROM will again respond with a zero and then clock in the first 8 bit data word. Following receipt of the 8 bit data word, the E²PROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the E²PROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and the E²PROM will not respond until the write is complete (refer to Figure 1).

PAGE WRITE: The AT24C01 is capable of a 4-byte page write.

A page write is initiated the same as a byte write but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the E²PROM acknowledges receipt of the first data word, the microcontroller can transmit up to three more data words. The E²PROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 2).

The data word address lower 2 bits are internally incremented following the receipt of each data word. The higher five data word address bits are not incremented, retaining the memory page row location. If more than four data words are transmitted to the E²PROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the E²PROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the E²PROM respond with a zero allowing the read or write sequence to continue.

Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are two read operations: byte read and sequential read.

BYTE READ: A byte read is initiated with a start condition followed by a 7 bit data word address and a high read bit. The AT24C01 will respond with an acknowledge and then serially output 8 data bits. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 3).

SEQUENTIAL READ: Sequential reads are initiated the same as a byte read. After the microcontroller receives an 8 bit data word, it responds with an acknowledge. As long as the E²PROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 4).

Figure 1. Byte Write




Figure 2. Page Write




Figure 3. Byte Read





Figure 4. Sequential Read



Ordering Information

t _{WR} (max) (ms)	I _{CC} (max) (μA)	I _{SB} (max) (μA)	f _{MAX} (kHz)	Ordering Code	Package	Operation Range
10	3000	18	400	AT24C01-10PC AT24C01-10SC	8P3 8S1	Commercial (0°C to 70°C)
	3000	18	400	AT24C01-10PI AT24C01-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	1500	4	100	AT24C01-10PC-2.7 AT24C01-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
	1500	4	100	AT24C01-10PI-2.7 AT24C01-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	1000	4	100	AT24C01-10PC-2.5 AT24C01-10SC-2.5	8P3 8S1	Commercial (0°C to 70°C)
	1000	4	100	AT24C01-10PI-2.5 AT24C01-10SI-2.5	8P3 8S1	Industrial (-40°C to 85°C)
10	800	3	100	AT24C01-10PC-1.8 AT24C01-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
	800	3	100	AT24C01-10PI-1.8 AT24C01-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

Package Type	
8P3	8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
Options	
Blank	Standard Operation (4.5V to 5.5V)
-2.7	Low Voltage (2.7V to 5.5V)
-2.5	Low Voltage (2.5V to 5.5V)
-1.8	Low Voltage (1.8V to 5.5V)

