

# KM6865P/KM6865LP

# CMOS SRAM

T-46-23-12

8K x 8 Bit Static RAM

## FEATURE

- Fast Access Time 35,45,55ns(max.)
- Low Power Dissipation
  - Standby (TTL) : 3 mA (max.)
  - (CMOS): 100  $\mu$ A (max.)
  - Operating : 120 mA (max.)
- Single 5V  $\pm$  10% Power Supply
- TTL compatible inputs and output
- Full Static Operation
  - No clock or refresh required
- Tri-state Output
- Low Data Retention Current: 50  $\mu$ A (max.)
- Battery Back-up Operation
  - 2V (min.) Data Retention
- Standard 28-pin DIP (300 mil)


## GENERAL DESCRIPTION

The KM6865P/LP is a 65,536-bit high-speed Static Random Access Memory organized as 8,192 words by 8 bit. The device is fabricated using Samsung's advanced CMOS process.


The KM6865P/LP has an output enable input for precise control of the data outputs. It also has a chip enable input for the minimum current power down mode.

The KM6865P/LP has been designed for high speed applications. It is particularly well suited for the use in high speed and low power applications in which battery back-up for nonvolatility is required.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN NAMES

Pin Name	Pin Function
A <sub>0</sub> -A <sub>12</sub>	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}_1$ , CS <sub>2</sub>	Chip Select
$\overline{OE}$	Output Enable
I/O <sub>1</sub> -I/O <sub>8</sub>	Data Inputs/Outputs
V <sub>CC</sub>	+ 5V Power Supply
V <sub>SS</sub>	Ground
N.C.	No Connection

**KM6865P/KM6865LP**

**CMOS SRAM**

T-46-23-12

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>In, out</sub>	-0.5 to 7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to 7.0	V
Power Dissipation	P <sub>d</sub>	1.0	W
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C
Operating Temperature	T <sub>a</sub>	0 to 70	°C

3

\*Note: Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2		V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub> *	-0.5		0.8	V

\* V<sub>IL</sub>(min) = -3.0V for <20ns pulse

**DC AND OPERATING CHARACTERISTICS**

(T<sub>a</sub> = 0 to 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise specified)

Parameter	Symbol	Test Condition	Ver	Min	Max	Unit
Input Leakage Current	I <sub>IU</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>		-1	2	μA
Output Leakage Current	I <sub>ILO</sub>	$\overline{CS1} = V_{IH}$ or $CS2 = V_{IL}$ WE = V <sub>IL</sub> V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>		-1	2	μA
Average Operating Current	I <sub>CC</sub>	Min Cycle, 100% Duty $\overline{CS1} = V_{IL}$ , CS2 = V <sub>IH</sub> I <sub>OUT</sub> = 0mA			120	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS1} = V_{IH}$ , CS2 = V <sub>IL</sub>			3	mA
	I <sub>SB1</sub>	$\overline{CS1} \geq V_{CC} - 0.2V$	P		2	mA
		CS2 < 0.2V	LP		100	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA			0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OL</sub> = -4mA		2.4		V

**CAPACITANCE** (f = 1MHz, T<sub>a</sub> = 25°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V	—	7	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0V	—	7	pF

\*Note: Capacitance is sampled and not 100% tested.

**KM6865P/KM6865LP**


**CMOS SRAM**

T-46-23-12

**AC CHARACTERISTICS**

**TEST CONDITIONS** (Ta=0 to 70°C, Vcc=5V ± 10%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0 to 3V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



\*Including Scope and Jig Capacitance

**READ CYCLE**

Parameter	Symbol	KM6865P-35 KM6865LP-35		KM6865P-45 KM6865LP-45		KM6865P-55 KM6865LP-55		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	35		45		55		ns
Address Access Time	t <sub>AA</sub>		35		45		55	ns
Chip Select to Output	t <sub>ACS</sub>		35		45		55	ns
Output Enable to Output	t <sub>OE</sub>		15		20		25	ns
Output Enable to Low-Z	t <sub>OLZ</sub>	5		5		5		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	15	0	15	0	20	ns
Output Disable to High-Z	t <sub>OHZ</sub>	0	15	0	20	0	25	ns
Output Hold from Address Change	t <sub>OH</sub>	5		5		5		ns
Chip Selection to Power Up Time	t <sub>PU</sub>	0		0		0		ns
Chip Deselection to Power Down Time	t <sub>PD</sub>		25		35		45	ns

**KM6865P/KM6865LP**

**CMOS SRAM**

*T-46-23-12*


**WRITE CYCLE**

Parameter	Symbol	KM6865P-35 KM6865LP-35		KM6865P-45 KM6865LP-45		KM6865P-55 KM6865LP-55		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{WC}$	30		40		40		ns
Chip Select to End of Write	$t_{CW}$	30		40		40		ns
Address Set-Up Time	$t_{AS}$	0		0		0		ns
Address Valid to End of Write	$t_{AW}$	30		40		40		ns
Write Pulse Width	$t_{WP}$	30		40		50		ns
Write Recovery Time	$t_{WR}$	0		0		0		ns
Write to Output High-Z	$t_{WZ}$	0	15	0	20	0	25	ns
Data to Write Time Overlap	$t_{DW}$	15		20		25		ns
Data Hold from Write Time	$t_{DH}$	0		0		0		ns
End Write to Output Low-Z	$t_{OW}$	5		5		5		ns

3

**TIMING DIAGRAMS**

**TIMING WAVEFORM OF READ CYCLE NO: 1 (Note 1, 2, 6)**




**KM6865P/KM6865LP**

**CMOS SRAM**

**TIMING WAVEFORM OF READ CYCLE NO: 2 (Note 1, 3, 5, 7)**


*T-46-23-12*



**Note (READ CYCLE)**

1. WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address.
3. At any given temperature and voltage condition,  $t_{HZ}(\text{max.})$  is less than  $t_{LZ}(\text{min.})$  both for a given device and from device to device.
4. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load(b).
5. This parameter is sampled and not 100% tested.
6. Device is continuously selected with  $\overline{CS1} = V_{IL}$ ,  $CS2 = V_{IH}$
7. Address valid prior to coincident with  $\overline{CS1}$  transition low.

**TIMING WAVEFORM OF WRITE CYCLE (WE Controlled)**




## KM6865P/KM6865LP

## CMOS SRAM

TIMING WAVEFORM OF WRITE CYCLE ( $\overline{CS}$  Controlled)

T-46-23-12

**Note (WRITE CYCLE)**

1. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS1}$ , a high CS2 and low  $\overline{WE}$ .
2. All write cycle timing is referenced from the last valid address to the first transition address.
3. Transition is measured  $\pm 200\text{mV}$  from steady state voltage with Load(b).
4. This parameter is sampled and not 100% tested.
5. At any given temperature and voltage condition,  $t_{WZ}(\text{max.})$  is less than  $t_{OW}(\text{min.})$  both for a given device and from device to device.
6.  $\overline{CS1}$  or  $\overline{WE}$  must be high or CS2 must be low during address transition.

**KM6865P/KM6865LP**

**CMOS SRAM**

*T-46-23-12*

**FUNCTIONAL DESCRIPTION**

CS1	CS2	WE	OE	I/O PIN	Supply Current	Mode
H	X	X	X	High-Z	$I_{SB}, I_{SB1}$	Standby Mode
X	L	X	X	High-Z	$I_{SB}, I_{SB1}$	Standby Mode
L	H	H	H	High-Z	$I_{CC}$	Output Disable
L	H	H	L	D <sub>OUT</sub>	$I_{CC}$	Read
L	H	L	X	D <sub>IN</sub>	$I_{CC}$	Write

\*Note: X means Don't Care


**DATA RETENTION CHARACTERISTICS** (Ta = 0 to 70°C)

(This characteristics is guaranteed only for L-version)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	CS ≥ V <sub>CC</sub> - 0.2V	2.0		5.5	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> = 3V CS ≥ V <sub>CC</sub> - 0.2V		1	50	μA
Data Retention Set-up Time	t <sub>SDR</sub>	See Data Retention Waveforms (below)	0		nS	
Recovery Time	t <sub>RDR</sub>		t <sub>RC</sub> *			nS

\*t<sub>RC</sub> = Read Cycle Time

**DATA RETENTION WAVEFORM**



**KM6865P/KM6865LP**


**CMOS SRAM**

**PACKAGE DIMENSIONS**

T-46-23-12

**28 LEAD PLASTIC DUAL IN LINE PACKAGE**

Units: Inches (millimeters)



3