

MH5128ABNA-70L,-85L,-10L,-12L,-15L / MH5128ABNA-70H,-85H,-10H,-12H,-15H

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The MH5128ABNA is a 4194304-bits CMOS static RAM module organized as 524288-words by 8-bits. It consists of four industry standard 128K × 8 static RAMs (M5M51008AVP, RV) and two decoders.

The stand-by current is low enough for a battery back-up application. It is mounted a TSOP package.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH5128ABNA-70L	70ns		
MH5128ABNA-85L	85ns		
MH5128ABNA-10L	100ns		250 μA (Vcc = 3.0V)
MH5128ABNA-12L	120ns		
MH5128ABNA-15L	150ns	180mA	
MH5128ABNA-70H	70ns		
MH5128ABNA-85H	85ns		
MH5128ABNA-10H	100ns		90 μA (Vcc = 3.0V)
MH5128ABNA-12H	120ns		
MH5128ABNA-15H	150ns		


- Single + 5V power supply
- No clocks, no refresh
- Data-hold on + 2V power supply
- Three-state outputs : OR-tie capability
- Simple memory expansion by \bar{S}
- \bar{OE} prevents data contention in the I/O bus
- Common data I/O

APPLICATION

Small capacity memory units

PIN CONFIGURATION (TOP VIEW)

(Both side, 2-Layer)




Outline 32N1B-M

FUNCTION

The operation mode of the MH5128ABNA is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table.(see next page)

A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output

BLOCK DIAGRAM



MH5128ABNA-70L,-85L,-10L,-12L,-15L/ MH5128ABNA-70H,-85H,-10H,-12H,-15H

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

enable \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S} are in an active state.

When setting \overline{S} at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} . The power supply current is

reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

S	W	OE	Mode	DQ	I_{CC}
H	X	X	Non-selection	High-impedance	Stand-by
L	L	X	Write	DIN	Active
L	H	L	Read	DOUT	Active
L	H	H		High-impedance	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions			Ratings	Unit
		Min	Typ	Max		
V _{CC}	Supply voltage	With respect to GND			-0.3 ~ 7	V
	Input voltage				-0.3 ~ V _{CC} + 0.3	V
	Output voltage				0 ~ V _{CC}	V
P _D	Power dissipation	T _A = 25°C			700	mW
T _{OPR}	Operating temperature				0 ~ 70	°C
T _{STG}	Storage temperature				-40 ~ 100	°C

RECOMMENDED OPERATING CONDITIONS (T_A = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
GND	Supply voltage		0		V
V _{IL}	Low input voltage	-0.3		0.8	V
V _{IH}	High input voltage	2.2		V _{CC} +0.3	V

ELECTRICAL CHARACTERISTICS (T_A = 0 ~ 70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ	Max	Min	Typ	Max	
V _{IH}	High input voltage				2.2		V _{CC} +0.3	V
V _{IL}	Low input voltage				-0.3		0.8	V
V _{OH}	High output voltage	I _{OH} = -1mA			2.4			V
V _{OL}	Low output voltage	I _{OL} = 2mA					0.4	V
I _l	Input leakage current	V _i = 0 ~ V _{CC}					± 4	μA
I _o	Output current in off-state	$\overline{S} = V_{IH}$ or $\overline{OE} = V_{IH}$, $V_{I/O} = 0 ~ V_{CC}$					± 4	μA
I _{CC1}	Active supply current (AC. MOS level)	$\overline{S} \leq 0.2V$, output open other input $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ Min. cycle			110	160		mA
I _{CC2}	Active supply current (AC. TTL level)	$\overline{S} = V_{IL}$, output open other input = V_{IL} or V_{IH} Min. cycle			150	200		mA
I _{CC3}	Stand-by supply current	$\overline{S} \geq V_{CC} - 0.2V$, A _{17~A18} $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ other inputs = 0 ~ V _{CC}	ABNA-L			450		μA
I _{CC4}	Stand-by supply current	$\overline{S} = V_{IH}$, A _{17~A18} = V _{CC} or GND other inputs = 0 ~ V _{CC}	ABNA-H		12	130		μA
C _i	Input capacitance (T _A = 25°C)	V _i = GND, V _i = 25mVrms, f = 1MHz					50	pF
C _o	Output capacitance (T _A = 25°C)	V _o = GND, V _o = 25mVrms, f = 1MHz					40	pF

Note 1. Direction for current flowing into IC is indicated as positive (no mark).

2. Typical value is V_{CC} = 5V, T_A = 25°C.



MH5128ABNA-70L,-85L,-10L,-12L,-15L/ MH5128ABNA-70H,-85H,-10H,-12H,-15H

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

MEASUREMENT CONDITIONS

Input pulse levels $V_{IH} = 3.0V$, $V_{IL} = 0V$

Input rise and fall time 5ns

Reference levels $V_{OH} = V_{OL} = 1.5V$

Transition is measured $\pm 500\text{mV}$ from steady state voltage.(for t_{en} , t_{dis})

Output loads Fig. 1, $C_L = 100\text{pF}$ (-10L, -12L, -15L, -10H, -12H, -15H)

$C_L = 30\text{pF}$ (-70L, -85L, -70H, -85H)

$C_L = 5\text{pF}$ (for t_{en} , t_{dis})




Fig. 1 Output load

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Read cycle

Symbol	Parameter	Limits								Unit	
		MH5128-70		MH5128-85		MH5128-10		MH5128-12			
		Min	Max	Min	Max	Min	Max	Min	Max		
t_{CR}	Read cycle time	70	85			100		120	150	ns	
$t_{a(A)}$	Address access time		70		85		100		120	150	
$t_{a(S)}$	Chip select access time		70		85		100		120	150	
$t_{a(OE)}$	Output enable access time		30		35		45		50	60	
$t_{dis(S)}$	Output disable time after S high		35		40		45		50	55	
$t_{dis(OE)}$	Output disable time after \bar{OE} high		20		25		30		35	40	
$t_{en(S)}$	Output enable time after S low	5		5		5		5		ns	
$t_{en(OE)}$	Output enable time after \bar{OE} low	5		5		5		5		ns	
$t_{v(A)}$	Data valid time after address change	5	10		10		10		10	ns	

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

Write cycle


Symbol	Parameter	Limits								Unit	
		MH5128-70		MH5128-85		MH5128-10		MH5128-12			
		Min	Max	Min	Max	Min	Max	Min	Max		
t_{CW}	Write cycle time	70	85		100		120		150	ns	
$t_{W(W)}$	Write pulse width	45		55	65		75		85	ns	
$t_{su(A)}$	Address set up time	0		0		0		0		ns	
$t_{su(A-WH)}$	Address set up time with respect to \bar{W} high	50		65		75		85	100	ns	
$t_{su(S)}$	Chip select set up time	65		80		90		100	115	ns	
$t_{su(D)}$	Data set up time	50		30		35		40	45	ns	
$t_{h(D)}$	Data hold time	0		0		0		0		ns	
$t_{rec(W)}$	Write recovery time	0		0		0		0		ns	
$t_{dis(W)}$	Output disable time after \bar{W} low		20		25		30		35	40	
$t_{dis(OE)}$	Output disable time after \bar{OE} high		20		25		30		35	40	
$t_{en(W)}$	Output enable time after \bar{W} high	5		5		5		5		ns	
$t_{en(OE)}$	Output enable time after \bar{OE} low	5		5		5		5		ns	

MH5128ABNA-70L,-85L,-10L,-12L,-15L/ MH5128ABNA-70H,-85H,-10H,-12H,-15H


4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAM

Read cycle




Write cycle (\bar{W} control)



MH5128ABNA-70L,-85L,-10L,-12L,-15L/ MH5128ABNA-70H,-85H,-10H,-12H,-15H

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\bar{S} control)



Note 3. Hatching indicates the state is don't care.

4. Writing is executed in overlap of \bar{S} and \bar{W} low.

5. If \bar{W} goes low simultaneously with or prior to \bar{S} , the output remains in the high-impedance state.

6. Don't active inverted phase signal externally when DQ pin is in output mode.

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC(PD)}	Power down supply voltage		2			V
V _{I(S)}	Chip select input \bar{S}	2.2V \leq V _{CC(PD)} 2V \leq V _{CC(PD)} \leq 2.2V	2.2			V
I _{CC(PD)}	Power down supply current	V _{CC} = 3V, $\bar{S} \geq V_{CC} - 0.2V$, A ₁₇ ~A ₁₈ = V _{CC} or GND Other inputs = 0~V _{CC}	ABNA-L		250	μA
			ABNA-H		90 (Note 7)	

Note 7. I_{CC(PD)} = 20 μA at $T_a = 25^\circ\text{C}$.

* When \bar{S} is at 2.2V(V_{IH} min) and supply voltage is at any level between 4.5V and 2.4V, supply current is defined as I_{CC4}.

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su(PD)}	Power down setup time		0			ns
t _{rec(PD)}	Power down recovery time		5			ms

POWER DOWN CHARACTERISTICS

