SCDS042F - DECEMBER 1997 - REVISED MAY 2000

- 5-Ω Switch Connection Between Two Ports
- Isolation Under Power-Off Conditions
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages

NOTE: For tape and reel order entry:

The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

#### description

The SN74CBTLV16210 provides 20 bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 10-bit bus switches with separate output-enable  $(\overline{OE})$  inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When  $\overline{OE}$  is low, the associated 10-bit bus switch is on, and port A is connected to port B. When  $\overline{OE}$  is high, the switch is open, and the high-impedance state exists between the two ports.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV16210 is characterized for operation from –40°C to 85°C.

# DGG, DGV, OR DL PACKAGE (TOP VIEW)

NC [	1	U	48	10E
1A1 [	2		47	20E
1A2 [	3		46	] 1B1
1A3 [	4		45	] 1B2
1A4 [	5		44	] 1B3
1A5 [	6		43	] 1B4
1A6 [	7		42	] 1B5
GND [	8		41	] GND
1A7 [	9		40	] 1B6
1A8 [	10		39	] 1B7
1A9 [	11		38	] 1B8
1A10 [	12		37	] 1B9
2A1 [	13		36	] 1B10
2A2 [	14		35	] 2B1
V <sub>CC</sub> [	15		34	] 2B2
2A3 [	16		33	] 2B3
GND [	17		32	] GND
2A4 [	18		31	] 2B4
2A5 [	19		30	] 2B5
2A6 [	20		29	] 2B6
2A7 [	21		28	] 2B7
2A8 [	22		27	2B8
2A9 [	23		26	2B9
2A10	24		25	2B10

NC - No internal connection

# FUNCTION TABLE (each 10-bit bus switch)


•	
INPUT OE	FUNCTION
L	A port = B port
Н	Disconnect




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### logic diagram (positive logic)



#### simplified schematic, each FET switch



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>		. $-0.5~V$ to $4.6~V$
Input voltage range, V <sub>I</sub> (see Note 1)		. $-0.5$ V to 4.6 V
Continuous channel current		128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	): DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCDS042F - DECEMBER 1997 - REVISED MAY 2000

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
VIH	V <sub>CC</sub> = 2.3 V to 2.7 V		1.7		V
	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
\/	Low-level control input voltage $ \frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}} $			0.7	V
VIL				0.8	V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER		TEST CONDITIONS				MAX	UNIT
VIK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA				-1.2	V
П		$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND				±1	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 3.6 \	/			10	μΑ
Icc		V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND			10	μΑ
Δl <sub>CC</sub> ‡	Control inputs	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			300	μΑ
Ci	Control inputs	V <sub>I</sub> = 3 V or 0				4.5		pF
C <sub>io(OFF</sub>	)	$V_0 = 3 \text{ V or } 0,$	OE = V <sub>CC</sub>			6.5		pF
			V <sub>I</sub> = 0	I <sub>I</sub> = 64 mA		5	8	
		$V_{CC} = 2.3 \text{ V},$ TYP at $V_{CC} = 2.5 \text{ V}$	V  = 0	I <sub>I</sub> = 24 mA		5	8	
r <sub>on</sub> §			V <sub>I</sub> = 1.7 V,	I <sub>I</sub> = 15 mA		27	40	Ω
rons			\/ <sub>1</sub> 0	I <sub>I</sub> = 64 mA		5	7	52
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0	I <sub>I</sub> = 24 mA		5	7	
			V <sub>I</sub> = 2.4 V,	I <sub>I</sub> = 15 mA		10	15	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(1141-01)	(0011 01)	MIN	MAX	MIN	MAX	
$t_{pd}\P$	A or B	B or A		0.15		0.25	ns
t <sub>en</sub>	ŌĒ	A or B	1	6.8	1	6	ns
<sup>t</sup> dis	ŌĒ	A or B	1	7.3	1	7.4	ns

<sup>¶</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).




<sup>‡</sup> This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

<sup>§</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

SCDS042F - DECEMBER 1997 - REVISED MAY 2000

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_\Gamma \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

TEXAS INSTRUMENTS	THE WORLD	LEADER I	N DSP AND	ANALOG
	■ Advanced Search	□ TI Home	□ TI&ME	Employment
	■ Tech Support	<b>□</b> Comments	Site Map	TI Global

>> Semiconductor Home > Products > Digital Logic > Bus Switches > Standard Bus Switches >

### SN74CBTLV16210, Low-Voltage 20-Bit FET Bus Switch

**Device Status: Active** 

- > Description
- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- > Related Documents
- > Training

<b>Parameter Name</b>	SN74CBTLV16210
Voltage Nodes (V)	3.3, 2.5
Vcc range (V)	2.3 to 3.6
No. of Bits	20
ron(max) (ohms)	7
tpd(max) (ns)	0.25

## **Description**

The SN74CBTLV16210 provides 20 bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 10-bit bus switches with separate output-enable (OE\) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When OE\ is low, the associated 10-bit bus switch is on, and port A is connected to port B. When OE\ is high, the switch is open, and the high-impedance state exists between the two ports.

To ensure the high-impedance state during power up or power down,  $OE\setminus$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV16210 is characterized for operation from -40°C to 85°C.

## **Features**

- 5- Switch Connection Between Two Ports
- Isolation Under Power-Off Conditions
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages

NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### **Datasheets**

Full datasheet in Acrobat PDF: <a href="scds042f.pdf">scds042f.pdf</a> (86 KB)
Full datasheet in Zipped PostScript: <a href="scds042f.psz">scds042f.psz</a> (83 KB)

## Pricing/Samples/Availability

Orderable Device	Package	<u>Pins</u>	Temp (°C)	<u>Status</u>	Price/unit USD (100-999)	Pack Qty	Availability / Samples
SN74CBTLV16210DL	<u>DL</u>	48	-40 TO 85	ACTIVE	3.00	25	Check stock or order
SN74CBTLV16210DLR	<u>DL</u>	48	-40 TO 85	ACTIVE	2.51	1000	Check stock or order
SN74CBTLV16210G	<u>DGG</u>	48		PREVIEW			Check stock or order
SN74CBTLV16210GR	<u>DGG</u>	48	-40 TO 85	ACTIVE	2.51	2000	Check stock or order
SN74CBTLV16210VR	<u>DGV</u>	48	-40 TO 85	ACTIVE	2.84	2000	Check stock or order

## **Application Reports**

View Application Reports for <u>Digital Logic</u>

- 5-V To 3.3-V Translation With The SN74CBTD3384 (SCDA003B Updated: 03/01/1997)
- Low-Voltage Bus-Switch Technology And Applications (SCDA005 Updated: 12/01/1997)
- SN74CBTS3384 Bus Switches Provide Fast Connection And Ensure Isolation (SCDA002A Updated: 08/01/1996)
- TI Logic Solutions for Memory Interleaving With the Intel440BX Chipset (SCCA001 Updated: 04/08/1999)
- Texas Instruments Crossbar Switches (SCDA001A Updated: 06/01/1995)
- Texas Instruments Solution for Undershoot Protection for Bus Switches (SCDA007 Updated: 04/13/2000)

### **Related Documents**

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 284 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 8/31/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy

**Texas Instruments**