


FEATURES

- On-Chip Latches for Both DACs
- +5V to +15V Operation
- DACs Matched to 1%
- Four Quadrant Multiplication
- TTL/CMOS Compatible
- Latch Free (Protection Schottkys not Required)

APPLICATIONS

- Digital Control of:
 - Gain/Attenuation
 - Filter Parameters
 - Stereo Audio Circuits
 - X-Y Graphics

FUNCTIONAL BLOCK DIAGRAM



3

GENERAL DESCRIPTION

The AD7528 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in skinny 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input $\overline{\text{DAC A/DAC B}}$ determines which DAC is to be loaded. The AD7528's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit microprocessors, including 6800, 8080, 8085, Z80.

The device operates from a +5V to +15V power supply, dissipating only 20mW of power.

Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

PRODUCT HIGHLIGHTS

1. **DAC to DAC matching:** since both of the AD7528 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7528's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
2. **Small package size:** combining the inputs to the on-chip DAC latches into a common data bus and adding a $\overline{\text{DAC A/DAC B}}$ select line has allowed the AD7528 to be packaged in either a small 20-pin DIP, SOIC, PLCC or LCCC.

This is an abridged data sheet. To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212.

AD7528—SPECIFICATIONS ($V_{REF A} = V_{REF B} = +10V$; OUT A = OUT B = 0V unless otherwise specified)

Parameter	Version ¹	$V_{DD} = +5V$		$V_{DD} = +15V$		Units	Test Conditions/Comments
		$T_A = +25^\circ C$	T_{min}, T_{max}	$T_A = +25^\circ C$	T_{min}, T_{max}		
STATIC PERFORMANCE²							
Resolution	All	8	8	8	8	Bits	
Relative Accuracy	J, A, S K, B, T L, C, U	± 1 $\pm 1/2$ $\pm 1/2$	± 1 $\pm 1/2$ $\pm 1/2$	± 1 $\pm 1/2$ $\pm 1/2$	± 1 $\pm 1/2$ $\pm 1/2$	LSB max LSB max LSB max	This is an Endpoint Linearity Specification
Differential Nonlinearity	All	± 1	± 1	± 1	± 1	LSB max	All Grades Guaranteed Monotonic Over Full Operating Temperature Range
Gain Error	J, A, S K, B, T L, C, U	± 4 ± 2 ± 1	± 6 ± 4 ± 3	± 4 ± 2 ± 1	± 5 ± 3 ± 1	LSB max LSB max LSB max	Measured Using Internal RFB A and RFB B. Both DAC Latches Loaded with 11111111. Gain Error is Adjustable Using Circuits of Figures 4 and 5.
Gain Temperature Coefficient ³ Δ Gain/ Δ Temperature	All	± 0.007	± 0.007	± 0.0035	± 0.0035	%/°C max	
Output Leakage Current OUT A (Pin 2)	All	± 50	± 400	± 50	± 200	nA max	DAC Latches Loaded with 00000000
OUT B (Pin 20)	All	± 50	± 400	± 50	± 200	nA max	
Input Resistance ($V_{REF A}, V_{REF B}$)	All	8 15	8 15	8 15	8 15	k Ω min k Ω max	Input Resistance TC = -300 ppm/°C, Typical Input Resistance is 11k Ω
$V_{REF A}/V_{REF B}$ Input Resistance Match	All	± 1	± 1	± 1	± 1	% max	
DIGITAL INPUTS¹							
Input High Voltage V_{IH}	All	2.4	2.4	13.5	13.5	V min	
Input Low Voltage V_{IL}	All	0.8	0.8	1.5	1.5	V max	
Input Current I_{IN}	All	± 1	± 10	± 1	± 10	μ A max	$V_{IN} = 0$ or V_{DD}
Input Capacitance DB0–DB7	All	10	10	10	10	pF max	
WR, CS, DAC/DAC B	All	15	15	15	15	pF max	
SWITCHING CHARACTERISTICS⁴							
Chip Select to Write Set Up Time t_{CS}	All	200	230	60	80	ns min	See Timing Diagram
Chip Select to Write Hold Time t_{CH}	All	20	30	10	15	ns min	
DAC Select to Write Set Up Time t_{AS}	All	200	230	60	80	ns min	
DAC Select to Write Hold Time t_{AH}	All	20	30	10	15	ns min	
Data Valid to Write Set Up Time t_{DS}	All	110	130	30	40	ns min	
Data Valid to Write Hold Time t_{DH}	All	0	0	0	0	ns min	
Write Pulse Width t_{WA}	All	180	200	60	80	ns min	
POWER SUPPLY							
I_{DD}	All	2 100	2 500	2 100	2 500	mA max μ A max	See Figure 3 All Digital Inputs V_{IH} or V_{IL} All Digital Inputs 0V or V_{DD}

AC PERFORMANCE CHARACTERISTICS⁵ (Measured Using Recommended P.C. Board Layout (Figure 7) and AD644 as Output Amplifiers)

Parameter	Version ¹	$V_{DD} = +5V$		$V_{DD} = +15V$		Units	Test Conditions/Comments
		$T_A = +25^\circ C$	T_{min}, T_{max}	$T_A = +25^\circ C$	T_{min}, T_{max}		
DC SUPPLY REJECTION (Δ GAIN/ Δ V_{DD})	All	0.02	0.04	0.01	0.02	% per % max	$\Delta V_{DD} = \pm 5\%$
CURRENT SETTling TIME ²	All	350	400	180	200	ns max	To 1/2LSB. Out A/Out B load = 100 Ω . WR = CS = 0V. DB0–DB7 = 0V to V_{DD} or V_{DD} to 0V
PROPAGATION DELAY (From Digital Input to 90% of Final Analog Output Current)	All	220	270	80	100	ns max	$V_{REF A} = V_{REF B} = +10V$ OUT A, OUT B Load = 100 Ω $C_{EXT} = 13$ pF WR, CS = 0V DB0–DB7 = 0V to V_{DD} or V_{DD} to 0V
DIGITAL TO ANALOG GLITCH IMPULSE	All	160	–	440	–	nV sec typ	For Code Transition 00000000 to 11111111
OUTPUT CAPACITANCE							
$C_{OUT A}$	All	50	50	50	50	pF max	DAC Latches Loaded with 00000000
$C_{OUT B}$	All	50	50	50	50	pF max	
$C_{OUT A}$	All	120	120	120	120	pF max	DAC Latches Loaded with 11111111
$C_{OUT B}$	All	120	120	120	120	pF max	
AC FEEDTHROUGH⁴							
$V_{REF A}$ to OUT A	All	–70	–65	–70	–65	dB max	$V_{REF A}, V_{REF B} = 20V$ p-p Sine Wave @ 100kHz
$V_{REF B}$ to OUT B	All	–70	–65	–70	–65	dB max	
CHANNEL TO CHANNEL ISOLATION							
$V_{REF A}$ to OUT B	All	–77	–	–77	–	dB typ	Both DAC Latches Loaded with 11111111. $V_{REF A} = 20V$ p-p Sine Wave @ 100kHz $V_{REF B} = 0V$ see Figure 6.
$V_{REF B}$ to OUT A	All	–77	–	–77	–	dB typ	$V_{REF A} = 20V$ p-p Sine Wave @ 100kHz $V_{REF B} = 0V$ see Figure 6.
DIGITAL CROSSTALK	All	30	–	60	–	nV sec typ	Measured for Code Transition 00000000 to 11111111
HARMONIC DISTORTION	All	–85	–	–85	–	dB typ	$V_{IN} = 6V$ rms @ 1kHz

NOTES

¹Temperature Ranges are J, K, L Versions: $-40^\circ C$ to $+85^\circ C$
A, B, C Versions: $-40^\circ C$ to $+85^\circ C$
S, T, U Versions: $-55^\circ C$ to $+125^\circ C$

²Specification applies to both DACs in AD7528.
³Logic inputs are MOS Gates. Typical input current ($+25^\circ C$) is less than 1nA.

⁴Guaranteed by design but not production tested.

⁵These characteristics are for design guidance only and are not subject to test.

⁶Feedthrough can be further reduced by connecting the metal lid on the ceramic package (suffix D) to DGND.

Specifications subject to change without notice.

INTERFACE LOGIC INFORMATION

DAC Selection:

Both DAC latches share a common 8-bit input port. The control input $\overline{\text{DAC A}}/\text{DAC B}$ selects which DAC can accept data from the input port.

Mode Selection:

Inputs $\overline{\text{CS}}$ and $\overline{\text{WR}}$ control the operating mode of the selected DAC. See Mode Selection Table below.

Write Mode:

When $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7.

Hold Mode:


The selected DAC latch retains the data which was present on DB0-DB7 just prior to $\overline{\text{CS}}$ or $\overline{\text{WR}}$ assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DAC A/ DAC B	$\overline{\text{CS}}$	$\overline{\text{WR}}$	DAC A	DAC B
L	L	L	WRITE	HOLD
H	L	L	HOLD	WRITE
X	H	X	HOLD	HOLD
X	X	H	HOLD	HOLD

L = Low State H = High State X = Don't Care

Mode Selection Table

WRITE CYCLE TIMING DIAGRAM



- NOTES
 1 ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V_{DD}
 $V_{DD} = +5V, t_r = t_f = 20\text{ns}$
 $V_{DD} = +15V, t_r = t_f = 40\text{ns}$
 2 TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{IH} + V_{IL}}{2}$

CIRCUIT INFORMATION-D/A SECTION

The AD7528 contains two identical 8-bit multiplying D/A converters, DAC A and DAC B. Each DAC consists of a highly stable thin film R-2R ladder and eight N-channel current steering switches. A simplified D/A circuit for DAC A is shown in Figure 1. An inverted R-2R ladder structure is used, that is, binary weighted currents are switched between the DAC output and AGND thus maintaining fixed currents in each ladder leg independent of switch state.




Figure 1. Simplified Functional Circuit for DAC A

EQUIVALENT CIRCUIT ANALYSIS

Figure 2 shows an approximate equivalent circuit for one of the AD7528's D/A converters, in this case DAC A. A similar equivalent circuit can be drawn for DAC B. Note that AGND (Pin 1) is common for both DAC A and DAC B.

The current source I_{LEAKAGE} is composed of surface and junction leakages and, as with most semiconductor devices, approximately doubles every 10°C . The resistor R_O as shown in Figure 2 is the equivalent output resistance of the device which varies with input code (excluding all 0's code) from $0.8R$ to $2R$. R is typically $11\text{k}\Omega$. C_{OUT} is the capacitance due to the N-channel switches and varies from about 50pF to 120pF depending upon the digital input. $g(V_{\text{REF A}}, N)$ is the Thevenin equivalent voltage generator due to the reference input voltage $V_{\text{REF A}}$ and the transfer function of the R-2R ladder.




Figure 2. Equivalent Analog Output Circuit of DAC A

For further information on CMOS multiplying D/A converters refer to "Application Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479-15-8/78.

CIRCUIT INFORMATION-DIGITAL SECTION

The input buffers are simple CMOS inverters designed such that when the AD7528 is operated with $V_{DD} = 5\text{V}$, the buffer converts TTL input levels (2.4V and 0.8V) into CMOS logic levels. When V_{IN} is in the region of 2.0 volts to 3.5 volts the input buffers operate in their linear region and pass a quiescent current, see Figure 3. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails (V_{DD} and DGND) as is practically possible.

The AD7528 may be operated with any supply voltage in the range $5 \leq V_{DD} \leq 15$ volts. With $V_{DD} = +15\text{V}$ the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.




Figure 3. Typical Plots of Supply Current, I_{DD} vs. Logic Input Voltage V_{IN} , for $V_{DD} = +5\text{V}$ and $+15\text{V}$