

CMOS Dual 8-Bit Buffered Multiplying DAC

AD7528

FEATURES

On-Chip Latches for Both DACs +5V to +15V Operation DACs Matched to 1% Four Quadrant Multiplication TTL/CMOS Compatible Latch Free (Protection Schottkys not Required)

APPLICATIONS
Digital Control of:
Gain/Attenuation
Filter Parameters
Stereo Audio Circuits
X-Y Graphics

GENERAL DESCRIPTION

The AD7528 is a monolithic dual 8-bit digital/analog converter featuring excellent DAC-to-DAC matching. It is available in skinny 0.3" wide 20-pin DIPs and in 20-terminal surface mount packages.


Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input DAC A/DAC B determines which DAC is to be loaded. The AD7528's load cycle is similar to the write cycle of a random access memory and the device is bus compatible with most 8-bit microprocessors, including 6800, 8080, 8085, Z80.

The device operates from a +5V to +15V power supply, dissipating only 20mW of power.

Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- DAC to DAC matching: since both of the AD7528 DACs are fabricated at the same time on the same chip, precise matching and tracking between DAC A and DAC B is inherent. The AD7528's matched CMOS DACs make a whole new range of applications circuits possible, particularly in the audio, graphics and process control areas.
- Small package size: combining the inputs to the on-chip
 DAC latches into a common data bus and adding a DAC A/
 DAC B select line has allowed the AD7528 to be packaged in
 either a small 20-pin DIP, SOIC, PLCC or LCCC.

This is an abridged data sheet. To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212.

AD7528 — SPECIFICATIONS ($v_{REF} A = v_{REF} B = +10V$; OUT A = 0UT B = 0V unless otherwise specified)

	V _{DD} = +5V			V _{DO} = +1	5 V			
Parameter .	Version ¹	TA = +25°C T, T		TA = +25°C Total		Units	Test Candidans/Comments	
STATIC PERPORMANCE ²								
Resolution	Alt	8		8	8	Bits		
Relative Accuracy	J, A, S	±1	±1	±1	±1	LSB max	This is an Endpoint Linearity Specification	
Relative not wat y			± 1/2	± 10	± 1/2	LSB max	Time and Employer Editionary Specification	
	K,B,T	± 1/3						
and the second s	L,C,U	± 1/2	± 1/2	± 1/2	± 1/2	LSB max		
Differential Nonlinearity	ИH	±1	±1	±1	± 1	LSB max	All Grades Guaranteed Monotonic Over Full Operating Temperature Range	
Gain Error	J, A, S	±4	±6	±4	± 5	LSB max	Measured Using Internal RFB A and RFB B.	
	K,B,T	± 2	±4	± 2	±3	LSB max	Both DAC Latches Loaded with 11111111.	
	L,C,U	±1	±3	±1	± 1	LSB max	Gain Error is Adjustable Uning Circuits	
	1,0,0		- 3		- 1	LSD HAX	of Figures 4 and 5.	
Gain Temperature Coefficient								
∆Gain/∆Temperature	All	± 0.007	± 0.007	± 0.0035	± 0.0035	%/°C max		
Output Leakage Current								
OUT A (Pin 2)	All	± 50	± 400	± 50	± 200	nA max	DAC Latches Loaded with 00000000	
		± 50	±400	± 50	± 200	nA max	DITO DESCRIPTION TO SERVE WHEN AND ADDRESS.	
OUT B (Pin 20)	AU						T T T-C 300 NC T	
Input Resistance (VREF A, VREF B)	All	8	8	8	8	kΩ min	Input Resistance TC = -300ppm/°C, Typical	
		15	15	15	15	kΩ max	Input Resistance is 11kΩ	
VREF A/VREF B Input Resistance								
Match	All	± 1	±1	±)	± 1	% max		
DIGITAL INPUTS							· · · · · · · · · · · · · · · · · · ·	
Input High Voltage								
VIII	All	2.4	2.4	13.5	13.5	V min		
Input Low Voltage								
V _{IL}	Ali	0.8	0.8	1.5	1.5	V max		
	rui -	0.0	0.0	1		· III		
Input Current								
I _{sN}	All	±1	± 10	± 1	± 10	μA max	$V_{IN} = 0 \text{ or } V_{DD}$	
Input Capacitance								
DB0-DB7	All	10	10	10	10	pF max		
WR, CS, DAC A/DAC B	All	15	15	15	15	pF max		
SWITCHING CHARACTERISTICS ⁴		•					See Tirning Diagram	
Chip Select to Write Set Up Time								
lcs	All	200	230	60	BO	ns min		
Chip Select to Write Hold Time				-				
•	All	20	30	10	15	as min		
ICH DACS-tours William Status Times	1441	20		10	.,	we will		
DAC Select to Write Set Up Time		***	***					
tas	All	200	230	60	80	ns min		
DAC Select to Write Hold Time								
LAH	All	20	30	10	15	ns min		
Data Valid to Write Set Up Time								
t _{DS}	Ail	110	130	30	40	ns min		
Data Valid to Write Hold Time	••••							
	411	•			•			
LDH	All	0	0	0	0	as min		
Write Pulse Width								
L _{WR}	All	180	200	60	80	ns min		
POWER SUPPLY							See Figure 3	
Ipp	All	2	2	2	2	mA max	All Digital Inputs V _{II} or V _{IH}	
	All	100		100				

AC PERFORMANCE CHARACTERISTICS (Measured Using Recommended P.C. Board Layout (Figure 7) and AD644 as Output Amplifiers)

	V _{DD} = +5V			V _{DD} = +15V				
Parameter	Version ¹	T _A = +25℃	Totale, Totale	TA = +25°C	T _{min} , T _{max}	Units	Test Conditions/Comments	
DC SUPPLY REJECTION (AGAIN/AV _{DD})	All	0.02	0.04	0.01	0.02	% per % max	$\Delta V_{DD} = \pm 5\%$	
CURRENT SETTLING TIME ²	All	350	400	180	200	ns max	$\frac{\text{To I/2LSB. Out A/Out B load}}{\text{WR}} = \frac{100\Omega}{\text{CS}} \pm 0\text{V. DB0-DB7} = 0\text{V to V}_{DD} \text{ or V}_{DD} \text{ to 0V}$	
PROPAGATION DELAY (From Digital Input to 90% of Final Analog Output Current)	All	220	270	80	100	ns mex	$V_{REF} A = V_{REF} B = +10V$ $\frac{OUT}{WR}$, $\frac{OUT}{SS} = 0V DB0-DB7 = 0V to V_{DD} or V_{DD} to 0V$	
DIGITAL TO ANALOG GLITCH IMPULSE	All	160	-	440	-	nV sec typ	For Code Transition 00000000 to 11111111	
OUTPUT CAPACITANCE COUT A COUT B COUT A COUT B	All	50 50 120 120	50 50 120 120	50 50 120 120	50 50 120 120	pF max pF max pF max pF max	DAC Latches Loaded with 00000000 DAC Latches Loaded with 11111111	
AC FEEDTHROUGH ⁶ V _{REF} A to OUT A V _{RFF} B to OUT B	All	- 70 - 70	- 65 - 65	-70 -70	-65 -65	dB max dB max	V _{REF} A, V _{REF} B = 20V p-p Sine Wave @ 100kHz	
CHANNEL TO CHANNEL ISOLATION V _{RFF} A to OUT B	All	- 77	-	- 77	-	dB typ	Both DAC Latches Loaded with 11111111. VREF A = 20V p-p Sine Wave @ 100kHz VREF B = 0V see Figure 6.	
V _{REF} B to OUT A		- 77	-	- 77	-	dB typ	V _{REF} A = 20V p-p Sine Wave @ 100kHz V _{REF} A = 0V see Figure 6.	
DIGITAL CROSSTALK	All	30	-	60		nV sec typ	Measured for Code Transition 00000000 to 11111111	
HARMONIC DISTORTION	AII	- 85	-	- B 5	-	dB typ	V _{IN} = 6V rms @ 1kHz	

NOTES

Temperature Ranges are J, K, L. Vernions: -40°C to + 85°C

A, B, C. Vernions: -40°C to + 85°C

S, T, U. Vernions: -55°C to + 125°C

Specification applies to both DACs in AD7528.

Logic inputs are MOS Gates. Typical input current (+ 25°C) is less than 1n.A.

"Guaranteed by design but not production tested."

These characteristics are for design guidance only and are not subject to test.

⁶Feedthrough can be further reduced by connecting the metal lid on the ceramic package (suffix D) to DGND.

ABSOLUTE MAXIMUM RATINGS

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

V_{DD} to AGND
V_{DD} to DGND
AGND to DGND V_{DD} +0.3V
DGND to AGND V_{DD} +0.3V
Digital Input Voltage to DGND $\dots -0.3V, V_{DD} + 0.3V$
V_{PIN2} , V_{PIN20} to AGND0.3V, V_{DD} +0.3V
V_{REF} A, V_{REF} B to AGND ±25V
V_{RFB} A, V_{RFB} B to AGND ±25V
Power Dissipation (Any Package) to +75°C 450mW
Power Dissipation (Any Package) to +75°C 450mW Derates above +75°C by 6mW/°C
· · · · · · · · · · · · · · · · · · ·
Derates above +75°C by 6mW/°C Operating Temperature Range Commercial (J, K, L) Grades40°C to +85°C
Derates above +75°C by 6mW/°C Operating Temperature Range
Derates above +75°C by 6mW/°C Operating Temperature Range Commercial (J, K, L) Grades40°C to +85°C
Derates above +75°C by
Derates above +75°C by

CAUTION:

- ESD sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts.
- Do not insert this device into powered sockets. Remove power before insertion or removal.

TERMINOLOGY

Relative Accuracy:

Relative accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero and full scale and is normally expressed in LSBs or as a percentage of full scale reading.

ORDERING GUIDE¹

Model ²	Temperature Range	Relative Accuracy	Gain Error	Package Option ³
AD7528JN	-40°C to +85°C	± 1LSB	± 4LSB	N-20
AD7528KN	-40°C to +85°C	± 1/2LSB	± 2LSB	N-20
AD7528LN	-40°C to +85°C	± 1/2LSB	± 1LSB	N-20
AD7528JP	-40°C to +85°C	± 1LSB	±4LSB	P-20A
AD7528KP	-40°C to +85°C	± 1/2LSB	±2LSB	P-20A
AD7528LP	-40°C to +85°C	± 1/2LSB	±1LSB	P-20A
AD7528JR	-40°C to +85°C	±1LSB	±4LSB	R-20
AD7528KR	-40°C to +85°C	± 1/2LSB	±2LSB	R-20
AD7528LR	-40°C to +85°C	± 1/2LSB	±1LSB	R-20
AD7528AQ	-40°C to +85°C	± 1LSB	± 4LSB	Q-20
AD7528BQ	-40°C to +85°C	± 1/2LSB	±2LSB	Q-20
AD7528CQ	-40°C to +85°C	± 1/2LSB	± 1LSB	Q-20
AD7528SQ	-55°C to +125°C	± 1LSB	± 4LSB	Q-20
AD7528TQ	-55°C to +125°C	± 1/2LSB	± 2LSB	Q-20
AD7528UQ	-55°C to +125°C	± 1/2LSB	± 1LSB	Q-20
AD7528SE	-55°C to +125°C	± 1LSB	± 4LSB	E-20A
AD7528TE	-55°C to +125°C	± 1/2LSB	±2LSB	E-20A
AD7528UE	-55°C to +125°C	± 1/2LSB	± 1LSB	E-20A

NOTES

Analog Devices reserves the right to stup side-brazed ceramic in lieu of cerdip. Parts will be marked with cerdip designator "Q."

²Processing to MIL-STD-883C, Class B is available. To order, add suffix "/883B" to part number. For further information, see Analog Devices' 1990 Military Products Databook.

³E = Leadless Ceramic Chip Carrier; N = Plastic Dl?; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC. For outline information see Package Information section.

Differential Nonlinearity:

Differential nonlinearity is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. A specified differential nonlinearity of \pm 1LSB max over the operating temperature range ensures monotonicity.

Gain Error:

Gain error or full-scale error is a measure of the output error between an ideal DAC and the actual device output. For the AD7528, ideal maximum output is $V_{\rm REF}-1{\rm LSB}$. Gain error of both DACs is adjustable to zero with external resistance.

Output Capacitance:

Capacitance from OUT A or OUT B to AGND.

Digital to Analog Glitch Impulse:

The amount of charge injected from the digital inputs to the analog output when the inputs change state. This is normally specified as the area of the glitch in either pA-secs or nV-secs depending upon whether the glitch is measured as a current or voltage signal. Glitch impulse is measured with V_{REF} A, V_{REF} B = AGND.

Propagation Delay:

This is a measure of the internal delays of the circuit and is defined as the time from a digital input change to the analog output current reaching 90% of its final value.


Channel-to-Channel Isolation:

The proportion of input signal from one DAC's reference input which appears at the output of the other DAC, expressed as a ratio in dB.

Digital Crosstalk:

The glitch energy transferred to the output of one converter due to a change in digital input code to the other converter. Specified in nV secs.

PIN CONFIGURATIONS



INTERFACE LOGIC INFORMATION

DAC Selection:

Both DAC latches share a common 8-bit input port. The control input DAC A/DAC B selects which DAC can accept data from the input port.

Mode Selection:

Inputs \overline{CS} and \overline{WR} control the operating mode of the selected DAC. See Mode Selection Table below.

Write Mode:

When \overline{CS} and \overline{WR} are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7.

Hold Mode:


The selected DAC latch retains the data which was present on DB0-DB7 just prior to \overline{CS} or \overline{WR} assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DAC A/ DAC B	ĊŠ	WR	DACA	DACB
L	L	L	WRITE	HOLD
Н	L	L	HOLD	WRITE
X	H	X	HOLD	HOLD
X	X	Н	HOLD	HOLD

L = Low State H = High State X = Don't Care

Mode Selection Table

WRITE CYCLE TIMING DIAGRAM



CIRCUIT INFORMATION-D/A SECTION

The AD7528 contains two identical 8-bit multiplying D/A converters, DAC A and DAC B. Each DAC consists of a highly stable thin film R-2R ladder and eight N-channel current steering switches. A simplified D/A circuit for DAC A is shown in Figure 1. An inverted R-2R ladder structure is used, that is, binary weighted currents are switched between the DAC output and AGND thus maintaining fixed currents in each ladder leg independent of switch state.




Figure 1. Simplified Functional Circuit for DACA

EQUIVALENT CIRCUIT ANALYSIS

Figure 2 shows an approximate equivalent circuit for one of the AD7528's D/A converters, in this case DAC A. A similar equivalent circuit can be drawn for DAC B. Note that AGND (Pin 1) is common for both DAC A and DAC B.

The current source $I_{LEAKAGE}$ is composed of surface and junction leakages and, as with most semiconductor devices, approximately doubles every $10^{\circ}C$. The resistor R_{O} as shown in Figure 2 is the equivalent output resistance of the device which varies with input code (excluding all 0's code) from 0.8R to 2R. R is typically $11k\Omega$. C_{OUT} is the capacitance due to the N-channel switches and varies from about 50pF to 120pF depending upon the digital input. $g(V_{REF} A, N)$ is the Thevenin equivalent voltage generator due to the reference input voltage $V_{REF} A$ and the transfer function of the R-2R ladder.




Figure 2. Equivalent Analog Output Circuit of DAC A

For further information on CMOS multiplying D/A converters refer to "Appplication Guide to CMOS Multiplying D/A Converters" available from Analog Devices, Publication Number G479–15–8/78.

CIRCUIT INFORMATION-DIGITAL SECTION

The input buffers are simple CMOS inverters designed such that when the AD7528 is operated with $V_{\rm DD}=5V$, the buffer converts TTL input levels (2.4V and 0.8V) into CMOS logic levels. When $V_{\rm IN}$ is in the region of 2.0 volts to 3.5 volts the input buffers operate in their linear region and pass a quiescent current, see Figure 3. To minimize power supply currents it is recommended that the digital input voltages be as close to the supply rails ($V_{\rm DD}$ and DGND) as is practically possible.

The AD7528 may be operated with any supply voltage in the range $5 \le V_{\rm DD} \le 15$ volts. With $V_{\rm DD} = +15 V$ the input logic levels are CMOS compatible only, i.e., 1.5V and 13.5V.




Figure 3. Typical Plots of Supply Current, I_{DD} vs. Logic Input Voltage V_{IN} , for $V_{DD} = +5V$ and +15V