

SN74AVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES157A – DECEMBER 1998 – REVISED MARCH 1999

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- *DOC™* (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ± 24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Feature Supports Partial Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number SCEA009.




Figure 1. Output Voltage vs Output Current

This 16-bit transparent D-type latch is operational at 1.2-V to 3.6-V V_{CC} , but designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The SN74AVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

PRODUCT PREVIEW

SN74AVCH16373

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES157A – DECEMBER 1998 – REVISED MARCH 1999

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74AVCH16373 is characterized for operation from -40°C to 85°C .

terminal assignments

DGG OR DGV PACKAGE
(TOP VIEW)



PRODUCT PREVIEW




SN74AVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES157A – DECEMBER 1998 – REVISED MARCH 1999

FUNCTION TABLE
(each 8-bit section)


| INPUTS | | | OUTPUT Q |
|-----------------|----|---|-------------|
| \overline{OE} | LE | D | |
| L | H | H | H |
| L | H | L | L |
| L | L | X | Q_0 |
| H | X | X | Z |

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



PRODUCT PREVIEW

SN74AVCH16373

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES157A – DECEMBER 1998 – REVISED MARCH 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|--|----------------------------|
| Supply voltage range, V_{CC} | –0.5 V to 4.6 V |
| Input voltage range, V_I (see Note 1) | –0.5 V to 4.6 V |
| Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1) | –0.5 V to 4.6 V |
| Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2) | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$) | –50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | –50 mA |
| Continuous output current, I_O | ±50 mA |
| Continuous current through each V_{CC} or GND | ±100 mA |
| Package thermal impedance, θ_{JA} (see Note 3): DGG package | 89°C/W |
| DGV package | 93°C/W |
| Storage temperature range, T_{stg} | –65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

| | | MIN | MAX | UNIT | |
|---------------------|------------------------------------|-----------------------------|----------------------|----------|------|
| V_{CC} | Supply voltage | Operating | 1.65 | 3.6 | V |
| | | Data retention only | 1.2 | | |
| V_{IH} | High-level input voltage | $V_{CC} = 1.2$ V | V_{CC} | | V |
| | | $V_{CC} = 1.65$ V to 1.95 V | $0.65 \times V_{CC}$ | | |
| | | $V_{CC} = 2.3$ V to 2.7 V | 1.7 | | |
| | | $V_{CC} = 3$ V to 3.6 V | 2 | | |
| V_{IL} | Low-level input voltage | $V_{CC} = 1.2$ V | GND | | V |
| | | $V_{CC} = 1.65$ V to 1.95 V | $0.35 \times V_{CC}$ | | |
| | | $V_{CC} = 2.3$ V to 2.7 V | 0.7 | | |
| | | $V_{CC} = 3$ V to 3.6 V | 0.8 | | |
| V_I | Input voltage | 0 | 3.6 | V | |
| V_O | Output voltage | Active state | 0 | V_{CC} | V |
| | | 3-state | 0 | 3.6 | V |
| I_{OHS} | Static high-level output current‡ | $V_{CC} = 1.65$ V to 1.95 V | –4 | | mA |
| | | $V_{CC} = 2.3$ V to 2.7 V | –8 | | |
| | | $V_{CC} = 3$ V to 3.6 V | –12 | | |
| I_{OLS} | Static low-level output current‡ | $V_{CC} = 1.65$ V to 1.95 V | 4 | | mA |
| | | $V_{CC} = 2.3$ V to 2.7 V | 8 | | |
| | | $V_{CC} = 3$ V to 3.6 V | 12 | | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | $V_{CC} = 1.65$ V to 3.6 V | | 5 | ns/V |
| T_A | Operating free-air temperature | –40 | 85 | °C | |

‡ Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC} . See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to the TI application reports, **AVC Logic Family Technology and Applications**, literature number **SCEA006**, and **Dynamic Output Control (DOC™) Circuitry Technology and Applications**, literature number **SCEA009**.

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW



SN74AVCH16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES157A – DECEMBER 1998 – REVISED MARCH 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN | TYP† | MAX | UNIT |
|---------------------|---|---|-----------------|----------------------|------|------|------|
| V _{OH} | I _{OHS} = -100 μA | | 1.65 V to 3.6 V | V _{CC} -0.2 | | | V |
| | I _{OHS} = -4 mA, | V _{IH} = 1.07 V | 1.65 V | 1.2 | | | |
| | I _{OHS} = -8 mA, | V _{IH} = 1.7 V | 2.3 V | 1.75 | | | |
| | I _{OHS} = -12 mA, | V _{IH} = 2 V | 3 V | 2.3 | | | |
| V _{OL} | I _{OLS} = 100 μA | | 1.65 V to 3.6 V | | | 0.2 | V |
| | I _{OLS} = 4 mA, | V _{IL} = 0.57 V | 1.65 V | | | 0.45 | |
| | I _{OLS} = 8 mA, | V _{IL} = 0.7 V | 2.3 V | | | 0.55 | |
| | I _{OLS} = 12 mA, | V _{IL} = 0.8 V | 3 V | | | 0.7 | |
| I _I | Control inputs | V _I = V _{CC} or GND | 3.6 V | | | ±2.5 | μA |
| I _{BHL} ‡ | V _I = 0.57 V | | 1.65 V | 25 | | | μA |
| | V _I = 0.7 V | | 2.3 V | 45 | | | |
| | V _I = 0.8 V | | 3 V | 75 | | | |
| I _{BHH} § | V _I = 1.07 V | | 1.65 V | -25 | | | μA |
| | V _I = 1.7 V | | 2.3 V | -45 | | | |
| | V _I = 2 V | | 3 V | -75 | | | |
| I _{BHLO} ¶ | V _I = 0 to V _{CC} | | 1.95 V | 200 | | | μA |
| | | | 2.7 V | 300 | | | |
| | | | 3.6 V | 500 | | | |
| I _{BHHO} # | V _I = 0 to V _{CC} | | 1.95 V | -200 | | | μA |
| | | | 2.7 V | -300 | | | |
| | | | 3.6 V | -500 | | | |
| I _{off} | V _I = 0 or 3.6 V | | 0 | | ±10 | μA | |
| I _{OZ} | V _O = V _{CC} or GND | | 3.6 V | | ±10 | μA | |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | | 3.6 V | | 40 | μA | |
| C _i | Control inputs | V _I = V _{CC} or GND | 2.5 V | | | | pF |
| | | | 3.3 V | | | | |
| | Data inputs | | 2.5 V | | | | |
| | | | 3.3 V | | | | |
| C _o | Outputs | V _O = V _{CC} or GND | 2.5 V | | | | pF |
| | | | 3.3 V | | | | |

† Typical values are measured at T_A = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

¶ An external driver must source at least I_{BHLO} to switch this node from low to high.

An external driver must sink at least I_{BHHO} to switch this node from high to low.

PRODUCT PREVIEW



SN74AVCH16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES157A – DECEMBER 1998 – REVISED MARCH 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 6)

| | | V _{CC} = 1.2 V | | V _{CC} = 1.5 V ± 0.1 V | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|-----------------|--------------------------------|-------------------------|-----|------------------------------------|-----|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _w | Pulse duration, LE high or low | | | | | | | | | | | ns |
| t _{su} | Setup time, data before LE↓ | | | | | | | | | | | ns |
| t _h | Hold time, data after LE↓ | | | | | | | | | | | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 6)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.2 V | | V _{CC} = 1.5 V ± 0.1 V | | V _{CC} = 1.8 V ± 0.15 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|------------------|------------------------|----------------|-------------------------|-----|------------------------------------|-----|-------------------------------------|-----|------------------------------------|-----|------------------------------------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| t _{pd} | D | Q | | | | | | | | | | | ns |
| | LE | | | | | | | | | | | | |
| t _{en} | $\overline{\text{OE}}$ | Q | | | | | | | | | | | ns |
| t _{dis} | $\overline{\text{OE}}$ | Q | | | | | | | | | | | ns |


operating characteristics, T_A = 25°C

| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V | V _{CC} = 2.5 V | V _{CC} = 3.3 V | UNIT |
|-----------------|-------------------------------|------------------|-------------------------|-------------------------|-------------------------|------|
| | | | TYP | TYP | TYP | |
| C _{pd} | Power dissipation capacitance | Outputs enabled | | | | pF |
| | | Outputs disabled | | | | |

PRODUCT PREVIEW





PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 1.2\text{ V}$




LOAD CIRCUIT


| TEST | S1 |
|-------------------|---------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 2 \times V_{CC} |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

SN74AVCH16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS





SCES157A – DECEMBER 1998 – REVISED MARCH 1999

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 1.5 V \pm 0.1 V$



LOAD CIRCUIT

| TEST | S1 |
|-------------------|-------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 3. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 1.8\text{ V} \pm 0.15\text{ V}$




LOAD CIRCUIT


| TEST | S1 |
|-------------------|--------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 2 x V_{CC} |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 4. Load Circuit and Voltage Waveforms

SN74AVCH16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES157A – DECEMBER 1998 – REVISED MARCH 1999


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT



| TEST | S1 |
|-------------------|-------------------|
| t_{pd} | Open |
| t_{pLZ}/t_{pZL} | 2 $\times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - F. t_{pZL} and t_{pZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 5. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


| TEST | S1 |
|-------------------|---------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 2 \times V_{CC} |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 6. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.