

# 74AC/ACT11112

## Dual J-K Flip-Flop with Set and Reset; Negative Edge-Triggered

### Product Specification

#### FEATURES

- Output capability:  $\pm 24$  mA
- CMOS (AC) and TTL (ACT) voltage level inputs
- 50 $\Omega$  incident wave switching
- Center-pin  $V_{CC}$  and ground configuration to minimize high-speed switching noise
- $I_{CC}$  category: SSI

#### DESCRIPTION

The 74AC/ACT11112 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The 74AC/ACT11112 provides two J-K flip-flops with independent Data, Clock, Set and Reset inputs, and complementary nQ and nQ outputs.

Set ( $n\bar{S}_D$ ) and Reset ( $n\bar{R}_D$ ) are asynchronously active-Low inputs and operate independently of the Clock inputs.

Information at the J and K inputs is transferred to the outputs on the High-to-Low transition of the clock pulse. The J and K inputs must be stable one set-up time prior to the High-to-Low clock transition for predictable operation.

#### GENERAL INFORMATION

SYMBOL	PARAMETER	CONDITIONS $T_A = 25^\circ\text{C}; \text{GND} = 0\text{V};$ $V_{CC} = 5.0\text{V}$	TYPICAL		UNIT
			AC	ACT	
$t_{PLH}/t_{PHL}$	Propagation delay nCP to nQ or nQ	$C_L = 50\text{pF}$	3.8	4.5	ns
$C_{PD}$	Power dissipation capacitance per flip-flop <sup>1</sup>	$f = 1\text{MHz}; C_L = 50\text{pF}$	37	39	pF
$C_{IN}$	Input capacitance	$V_I = 0\text{V}$ or $V_{CC}$	3.5	3.5	pF
$I_{LATCH}$	Latch-up current	Per Jedec JC40.2 Standard 17	500	500	mA
$f_{MAX}$	Maximum clock frequency	$C_L = 50\text{pF}$	175	175	MHz

#### Note:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_1 + \sum (C_L \times V_{CC}^2 \times f_O) \text{ where:}$$

$f_1$  = input frequency in MHz,  $C_L$  = output load capacitance in pF,


$f_O$  = output frequency in MHz,  $V_{CC}$  = supply voltage in V,

$\sum (C_L \times V_{CC}^2 \times f_O)$  = sum of outputs


#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
16-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11112N 74ACT11112N
16-pin plastic SO (150mil-wide)	-40°C to +85°C	74AC11112D 74ACT11112D


#### PIN CONFIGURATION



#### LOGIC SYMBOL



#### LOGIC SYMBOL (IEEE/IEC)



# Dual J-K Flip-Flop with Set and Reset; Negative Edge-Triggered

74AC/ACT11112

## PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
16, 8	1J - 2J	Data inputs
15, 9	1K - 2K	Data inputs
2, 6	1Q - 2Q	Data outputs
3, 5	1 $\bar{Q}$ - 2 $\bar{Q}$	Data outputs (complements of $Q_n$ outputs)
1, 7	1 $\bar{S}_D$ - 2 $\bar{S}_D$	Set inputs (active Low)
13, 11	1 $\bar{R}_D$ - 2 $\bar{R}_D$	Reset inputs (active Low)
14, 10	1 $\bar{C}P$ - 2 $\bar{C}P$	Clock inputs
4	GND	Ground (0V)
12	$V_{CC}$	Positive supply voltage

## FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	$\bar{S}_D$	$\bar{R}_D$	$\bar{C}P$	J	K	Q	$\bar{Q}$
Asynchronous set	L	H	X	X	X	H	L
Asynchronous reset (clear)	H	L	X	X	X	L	H
Undetermined <sup>1</sup>	L	L	X	X	X	H	H
Toggle	H	H	↓	h	h	$\bar{q}$	q
Load "0" (reset)	H	H	↓	l	h	L	H
Load "1" (set)	H	H	↓	h	l	H	L
No change – hold	H	H	↓	l	l	q	$\bar{q}$
No change – hold	H	H	H	X	X	Q	$\bar{Q}$

H = High voltage level steady state

h = High voltage level one set-up time prior to the High-to-Low clock transition

L = Low voltage level steady state

l = Low voltage level one set-up time prior to the High-to-Low clock transition

X = Don't care


q = Lower case letters indicate the state of the referenced output prior to the High-to-Low clock transition

↓ = High-to-Low clock transition

NOTE:

1. This configuration is nonstable; that is, it will not persist when either Set or Reset returns to its inactive (High) level.

## LOGIC DIAGRAM



# Dual J-K Flip-Flop with Set and Reset; Negative Edge-Triggered

74AC/ACT11112

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	74AC11112			74ACT11112			UNIT
		Min	Nom	Max	Min	Nom	Max	
$V_{CC}$	DC supply voltage	3.0 <sup>1</sup>	5.0	5.5	4.5	5.0	5.5	V
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	0		$V_{CC}$	V
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
$T_A$	Operating free-air temperature	-40		+85	-40		+85	°C

### NOTE:

- No electrical or switching characteristics are specified at  $V_{CC} < 3V$ . Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

## ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
$V_{CC}$	DC supply voltage		-0.5 to +7.0	V
$I_{IK}$ or $V_I$	DC input diode current <sup>2</sup>	$V_I < 0$	-20	mA
		$V_I > V_{CC}$	20	
	DC input voltage		-0.5 to $V_{CC} + 0.5$	V
$I_{OK}$ or $V_O$	DC output diode current <sup>2</sup>	$V_O < 0$	-50	mA
		$V_O > V_{CC}$	50	
	DC output voltage		-0.5 to $V_{CC} + 0.5$	V
$I_O$	DC output source or sink current per output pin	$V_O = 0$ to $V_{CC}$	±50	mA
$I_{CC}$ or $I_{GND}$	DC $V_{CC}$ current		±100	mA
	DC ground current		±100	
$T_{STG}$	Storage temperature		-65 to 150	°C
$P_{TOT}$	Power dissipation per package Plastic DIP	Above 70°C: derate linearly by 8mW/K	500	mW
	Power dissipation per package	Above 70°C: derate linearly by 6mW/K	400	mW

### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Dual J-K Flip-Flop with Set and Reset;  
Negative Edge-Triggered

74AC/ACT11112

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> V	74AC11112				74ACT11112				UNIT	
				T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C		T <sub>A</sub> = +25°C		T <sub>A</sub> = -40°C to +85°C			
				Min	Max	Min	Max	Min	Max	Min	Max		
V <sub>IH</sub>	High-level input voltage		3.0	2.10		2.10						V	
			4.5	3.15		3.15		2.0		2.0			
			5.5	3.85		3.85		2.0		2.0			
V <sub>IL</sub>	Low-level input voltage		3.0		0.90		0.90					V	
			4.5		1.35		1.35		0.8		0.8		
			5.5		1.65		1.65		0.8		0.8		
V <sub>OH</sub>	High-level output voltage	V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OH</sub> = -50μA	3.0	2.9		2.9					V	
				4.5	4.4		4.4		4.4		4.4		
			5.5	5.4		5.4		5.4		5.4			
			I <sub>OH</sub> = -4mA	3.0	2.58		2.48						
				4.5	3.94		3.8		3.94		3.8		
			I <sub>OH</sub> = -24mA	4.5	3.94		3.8		3.94		3.8		
5.5	4.94			4.8		4.94		4.8					
I <sub>OH</sub> = -75mA <sup>1</sup>	5.5			3.85				3.85					
V <sub>OL</sub>	Low-level output voltage	V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 50μA	3.0		0.1		0.1				V	
				4.5		0.1		0.1		0.1			0.1
			5.5		0.1		0.1		0.1		0.1		
			I <sub>OL</sub> = 12mA	3.0		0.36		0.44					
				4.5		0.36		0.44		0.36			0.44
			I <sub>OL</sub> = 24mA	4.5		0.36		0.44		0.36			0.44
5.5		0.36			0.44		0.36		0.44				
I <sub>OL</sub> = 75mA <sup>1</sup>	5.5				1.65				1.65				
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5		±0.1		±1.0		±0.1		±1.0	μA	
I <sub>CC</sub>	Quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5		4.0		40		4.0		40	μA	
ΔI <sub>CC</sub>	Supply current, TTL inputs High <sup>2</sup>	One input at 3.4V, other inputs at V <sub>CC</sub> or GND	5.5						0.9		1.0	mA	

## NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V<sub>CC</sub>.

# Dual J-K Flip-Flop with Set and Reset; Negative Edge-Triggered

74AC/ACT11112

**AC ELECTRICAL CHARACTERISTICS AT 3.3V ±0.3V**

SYMBOL	PARAMETER	WAVEFORM	74AC11112					UNIT
			T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	1	100	150		100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nCP to nQ, nQ	1	1.5 1.5	5.4 6.0	7.1 7.9	1.5 1.5	7.6 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nS <sub>D</sub> , nR <sub>D</sub> to nQ, nQ	2	1.5 1.5	4.9 7.0	6.7 9.2	1.5 1.5	7.3 9.9	ns
t <sub>S</sub>	Setup time, High or Low nJ or nK to nCP	1	5.0			5.0		ns
t <sub>H</sub>	Hold time, High or Low nCP to nJ or nK	1	0.5			0.5		ns
t <sub>W</sub>	Clock pulse width High or Low	1	5.0			5.0		ns
t <sub>W</sub>	nS <sub>D</sub> or nR <sub>D</sub> pulse width, Low	2	4.0			4.0		ns
t <sub>REC</sub>	Recovery time nS <sub>D</sub> or nR <sub>D</sub> to nCP	3	2.5			2.5		ns

**AC ELECTRICAL CHARACTERISTICS AT 5.0V ±0.5V**

SYMBOL	PARAMETER	WAVEFORM	74AC11112					UNIT
			T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C		
			Min	Typ	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	1	125	175		125		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nCP to nQ, nQ	1	1.5 1.5	3.4 4.2	5.1 6.3	1.5 1.5	5.6 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nS <sub>D</sub> , nR <sub>D</sub> to nQ, nQ	2	1.5 1.5	3.3 4.6	5.1 6.7	1.5 1.5	5.4 7.3	ns
t <sub>S</sub>	Setup time, High or Low nJ or nK to nCP	1	3.5			3.5		ns
t <sub>H</sub>	Hold time, High or Low nCP to nJ or nK	1	1.0			1.0		ns
t <sub>W</sub>	Clock pulse width High or Low	1	4.0			4.0		ns
t <sub>W</sub>	nS <sub>D</sub> or nR <sub>D</sub> pulse width, Low	2	3.0			3.0		ns
t <sub>REC</sub>	Recovery time nS <sub>D</sub> or nR <sub>D</sub> to nCP	3	2.0			2.0		ns


# Dual J-K Flip-Flop with Set and Reset; Negative Edge-Triggered

74AC/ACT11112

## AC ELECTRICAL CHARACTERISTICS AT 5.0V $\pm$ 0.5V

SYMBOL	PARAMETER	WAVEFORM	74ACT11112					UNIT
			$T_A = +25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$f_{\text{MAX}}$	Maximum clock frequency	1	125	175		125		MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $n\overline{\text{CP}}$ to $n\text{Q}$ , $n\overline{\text{Q}}$	1	1.5 1.5	4.2 4.7	7.0 7.4	1.5 1.5	7.7 8.4	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $n\overline{\text{S}}_D$ , $n\overline{\text{R}}_D$ to $n\text{Q}$ , $n\overline{\text{Q}}$	2	1.5 1.5	3.6 4.6	6.3 7.4	1.5 1.5	6.8 8.0	ns
$t_{\text{S}}$	Setup time, High or Low $n\text{J}$ or $n\text{K}$ to $n\overline{\text{CP}}$	1	3.5			3.5		ns
$t_{\text{H}}$	Hold time, High or Low $n\overline{\text{CP}}$ to $n\text{J}$ or $n\text{K}$	1	1.5			1.5		ns
$t_{\text{W}}$	Clock pulse width High or Low	1	4.0			4.0		ns
$t_{\text{W}}$	$n\overline{\text{S}}_D$ or $n\overline{\text{R}}_D$ pulse width, Low	2	4.0			4.0		ns
$t_{\text{REC}}$	Recovery time $n\overline{\text{S}}_D$ or $n\overline{\text{R}}_D$ to $n\overline{\text{CP}}$	3	2.0			2.0		ns



## AC WAVEFORMS



Dual J-K Flip-Flop with Set and Reset;  
Negative Edge-Triggered

74AC/ACT11112

AC WAVEFORMS (Continued)




WAVEFORM CONDITIONS

	INPUTS	OUTPUTS
AC	$V_{IN} = \text{GND to } V_{CC}$ $V_M = 50\% V_{CC}$	$V_{OUT} = V_{OL} \text{ to } V_{OH}$
ACT	$V_{IN} = \text{GND to } 3.0\text{V}$ $V_M = 1.5\text{V}$	$V_M = 50\% V_{CC}$

# Dual J-K Flip-Flop with Set and Reset; Negative Edge-Triggered

74AC/ACT11112

## TEST CIRCUIT



Test Circuit

### DEFINITIONS

$C_L$  = Load capacitance, 50pF; includes jig and probe capacitance

$R_L$  = Load resistor, 500 $\Omega$

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators

Input pulses: PRR  $\leq$  10MHz


$t_r = t_f = 3ns$




Packaging Information

T-90-20

14-PIN PLASTIC SMALL OUTLINE (SO)




16-PIN PLASTIC SMALL OUTLINE (SO)




Packaging Information

16-PIN PLASTIC SMALL OUTLINE (SOL)




20-PIN PLASTIC SMALL OUTLINE (SOL)




Packaging Information

24-PIN PLASTIC SMALL OUTLINE (SOL)




28-PIN PLASTIC SMALL OUTLINE (SOL)




Packaging Information

T-90-20

14-PIN PLASTIC DUAL IN-LINE (PDIP)




16-PIN PLASTIC DUAL IN-LINE (PDIP)




Packaging Information

T-90-20

20-PIN PLASTIC DUAL IN-LINE (PDIP)



24-PIN PLASTIC DUAL IN-LINE (PDIP)



Packaging Information

28-PIN PLASTIC DUAL IN-LINE (PDIP) (300-mil-wide)

