



**MOTOROLA**


# Octal D Flip-Flop With Common Clear

**ELECTRICALLY TESTED PER:  
MIL-M-38510/32501**

The 54LS273 is a high-speed 8-Bit Register. The register consists of eight D type Flip-Flops with a Common Clock and an asynchronous active LOW Master Reset (CLEAR). This device is supplied in a 20-pin package featuring 0.3 inch lead spacing.

- 8-Bit High-Speed Register
- Parallel Register
- Common Clock and Master Reset
- Input Clamp Diodes Limit High-Speed Termination Effects


### CONNECTION DIAGRAM



TRUTH TABLE			
CLR	CP	D <sub>n</sub>	Q <sub>n</sub>
L	X	X	L
H		H	H
H		L	L

H = HIGH Logic Level  
L = LOW Logic Level  
X = Immaterial

### LOGIC DIAGRAM



## Military 54LS273



### AVAILABLE AS:

- 1) JAN: JM38510/32501BXA
- 2) SMD: 7801001
- 3) 883C: 54LS273/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: R

CERFLAT: S

LCC: 2

\*Call Factory for latest update

### PIN ASSIGNMENTS


FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
CLR	1	1	1	GND
Q <sub>0</sub>	2	2	2	OPEN
D <sub>0</sub>	3	3	3	VCC
D <sub>1</sub>	4	4	4	VCC
Q <sub>1</sub>	5	5	5	OPEN
D <sub>2</sub>	6	6	6	OPEN
Q <sub>2</sub>	7	7	7	VCC
D <sub>3</sub>	8	8	8	VCC
Q <sub>3</sub>	9	9	9	OPEN
GND	10	10	10	GND
CP	11	11	11	VCC
Q <sub>4</sub>	12	12	12	OPEN
D <sub>4</sub>	13	13	13	VCC
D <sub>5</sub>	14	14	14	VCC
Q <sub>5</sub>	15	15	15	OPEN
Q <sub>6</sub>	16	16	16	OPEN
D <sub>6</sub>	17	17	17	VCC
D <sub>7</sub>	18	18	18	VCC
Q <sub>7</sub>	19	19	19	OPEN
VCC	20	20	20	VCC

### BURN-IN CONDITIONS:


VCC = 5.0 V MIN/6.0 V MAX

## 54LS273

### AC TEST CIRCUIT



### WAVEFORMS




### ASYNCHRONOUS SWITCHING

#### NOTES:


1. Clear input dominates regardless of the state of the clock or D inputs.
2. All diodes are 1N3064, or equivalent.
3. Clear input pulse characteristics:  $V_{gen} = 3.0\text{ V} \pm 0.2\text{ V}$ ,  $t_f \leq 6.0\text{ ns}$ ,  $t_r \leq 15\text{ ns}$ ,  $t_{p(clear)} = 20\text{ ns}$  and  $PRR \leq 1.0\text{ MHz}$ .
4.  $C_L = 50\text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0\text{ k}\Omega \pm 5.0\%$ .
6. Clock input pulse characteristics:  $t_{p(clock)} \geq 20\text{ ns}$ ,  $V_{gen} = 3.0\text{ V} \pm 0.2\text{ V}$  and  $PRR \leq 1.0\text{ MHz}$ .
7. Terminal conditions (pins not designated may be high  $\geq 2.0\text{ V}$ , low  $\leq 0.7\text{ V}$ , or open).

# 54LS273

## AC TEST CIRCUIT



## WAVEFORMS




### NOTES:

1. Clock input pulse has the following characteristics:  
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_{p(\text{clock})} = 30 \text{ ns}$  and  $\text{PRR} \leq 1.0 \text{ MHz}$ . When testing  $f_{MAX}$ ,  $\text{PRR} =$  (see table 1),  
 $t_r = t_f \leq 6.0 \text{ ns}$ .
2. D input has the following characteristics:  $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$ ,  
 $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_{setup} = 20 \text{ ns}$ ,  $t_{hold} = 5.0 \text{ ns}$ ,  $t_p = 25 \text{ ns}$  and  $\text{PRR}$  is 50% of the clock  $\text{PRR}$ . For  $f_{MAX}$ ,  $t_r = t_f \leq 6.0 \text{ ns}$ .
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$ .
6. Terminal conditions (pins not designated may be high  $\geq 2.0 \text{ V}$ , low  $\leq 0.7 \text{ V}$ , or open).


# 54LS273

## AC TEST CIRCUIT

SYNCHRONOUS SWITCHING (HIGH-LEVEL DATA)



## WAVEFORMS





### NOTES:

1. Clock input pulse has the following characteristics:  
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_p(\text{clock}) = 30 \text{ ns}$  and  $\text{PRR} \leq 1.0 \text{ MHz}$ .
2. D input has the following characteristics:  $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_{setup} = 20 \text{ ns}$ ,  $t_{hold} = 5.0 \text{ ns}$ ,  $t_p = 25 \text{ ns}$  and  $\text{PRR}$  is 50% of the clock  $\text{PRR}$ .
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$ .
6. Terminal condition (pins not designated may be high  $\geq 2.0 \text{ V}$ , low  $\leq 0.7 \text{ V}$ , or open).

54LS273

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.4 mA, V <sub>IN</sub> = 2.0 V, other inputs are open, CLR = 2.0 V, CP = (See Note 1).
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, other inputs are open, CLR = 2.0 V or 0.7 V, V <sub>IN</sub> = 0.7 V, CP = (See Note 1).
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	-105	-345	-105	-345	-105	-345	μA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> (CLR) = 0.4 V, other inputs are open.
I <sub>IL</sub>	Logical "0" Input Current	-160	-400	-160	-400	-160	-400	μA	V <sub>CC</sub> = 4.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, CLR = 4.5 V, CP = (See Note 2).
I <sub>CC</sub>	Power Supply Current		27		27		27	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V (all inputs), CP = (See Note 2).
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.

NOTES:

-  2.5 V minimum/5.5 V maximum.  
0.0 V
-  2.5 V minimum/5.5 V maximum.  
0.0 V

54LS273

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub> t <sub>PHL1</sub>	Propagation Delay /Data-Output CLR to Q <sub>n</sub>	5.0	32 27	5.0	42 37	5.0	42 37	ns ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PHL2</sub> t <sub>PHL2</sub>	Propagation Delay /Data-Output CP to Q <sub>n</sub>	5.0	32 27	5.0	42 37	5.0	42 37	ns ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PLH2</sub> t <sub>PLH2</sub>	Propagation Delay /Data-Output CP to Q <sub>n</sub>	5.0	32 27	5.0	42 37	5.0	42 37	ns ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
f <sub>MAX</sub>	Maximum Clock Frequency	25		25		25		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
f <sub>MAX</sub>	Maximum Clock Frequency	30						MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.

**NOTE:**

The limits specified for C<sub>L</sub> = 15 pF are guaranteed, but not tested.