

TC74LVQ245F/FW/FS

OCTAL BUS TRANSCEIVER

The TC74LVQ245 is a high speed CMOS OCTAL BUS TRANSCEIVER fabricated with silicon gate and double-layer metal wiring C²MOS technology.

Designed for use in 3.3 Volt systems, they achieve high speed operation while maintaining the CMOS low power dissipation.

It is intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input.

The enable input (G) can be used to disable the device so that the busses are effectively isolated.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES

- High speed : $t_{pd} = 5.8\text{ns}$ (Typ.) ($V_{CC} = 3.3\text{V}$)
- Low power dissipation : $I_{CC} = 4\mu\text{A}$ (Max.) ($T_a = 25^\circ\text{C}$)
- Input voltage level : $V_{IL} = 0.8\text{V}$ (Max.) ($V_{CC} = 3\text{V}$)
 $V_{IH} = 2.0\text{V}$ (Min.) ($V_{CC} = 3\text{V}$)
- Symmetrical output impedance : $|I_{OH}| = |I_{OL}| = 12\text{mA}$ (Min.)
- Balanced propagation delays : $t_{pLH} = t_{pHL}$
- Pin and function compatible with 74HC245


APPLICATION NOTES

Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors.



Weight SOP20-P-300 : 0.22g (Typ.)
 SOL20-P-300 : 0.46g (Typ.)
 SSOP20-P-225A : 0.09g (Typ.)

PIN ASSIGNMENT




TRUTH TABLE

INPUTS		OUTPUTS	FUNCTION	
\bar{G}	DIR		A-BUS	B-BUS
L	L	A = B	OUTPUT	INPUT
L	H	B = A	INPUT	OUTPUT
H	X	Z	High Impedance	

X : Don't Care

Z : High Impedance

IEC LOGIC SYMBOL



MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V _{CC}	-0.5~7.0	V
DC Input Voltage (DIR, G)	V _{IN}	-0.5~V _{CC} +0.5	V
DC Bus I/O Voltage	V _{I/O}	-0.5~V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±50	mA
DC Output Current	I _{OUT}	±50	mA
DC V _{CC} /Ground Current	I _{CC}	±200	mA
Power Dissipation	P _D	180	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temperature 10s	T _L	300	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V _{CC}	2.0~3.6	V
Input Voltage (DIR, G)	V _{IN}	0~V _{CC}	V
Bus I/O Voltage	V _{I/O}	0~V _{CC}	V
Operating Temperature	T _{opr}	-40~85	°C
Input Rise And Fall Time	dt/dv	0~100	ns/V

ELECTRICAL CHARACTERISTICS

DC characteristics

PARAMETER	SYMBOL	TEST CONDITION	V _{CC} (V)	Ta = 25°C			Ta = -40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Input Voltage	"H" Level	V _{IH}	3.0	2.0	—	—	2.0	—	V	
	"L" Level	V _{IL}	3.0	—	—	0.8	—	0.8		
Output Voltage	"H" Level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50μA I _{OH} = -12mA	3.0	2.9	3.0	—	2.9	V
	"L" Level	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 50μA I _{OL} = 12mA	3.0	—	0.0	0.1	—	
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	3.6	—	—	±0.5	—	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	3.6	—	—	±0.1	—	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	3.6	—	—	4.0	—	40.0	μA	

AC characteristics (Input $t_r = t_f = 3\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	Ta = 25°C			Ta = - 40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time	t_{PLH}		2.7	—	8.0	14.1	1.0	17.0	ns
	t_{PHL}		3.3 ± 0.3	—	6.7	10.0	1.0	11.5	
Output Enable Time	t_{PZL}		2.7	—	10.7	18.3	1.0	20.0	ns
	t_{PZH}		3.3 ± 0.3	—	8.9	13.0	1.0	14.0	
Output Disable Time	t_{PLZ}		2.7	—	7.9	20.4	1.0	22.0	ns
	t_{PHZ}		3.3 ± 0.3	—	6.6	14.5	1.0	15.0	
Output To Output Skew	t_{osLH}	(Note 1)	2.7	—	—	1.5	—	1.5	ns
	t_{osHL}		3.3 ± 0.3	—	—	1.5	—	1.5	
Input Capacitance	C_{IN}	DIR, \bar{G} (Note 2)		—	5	10	—	10	pF
Bus Input Capacitance	$C_{I/O}$	A_n, B_n		—	13	—	—	—	pF
Power Dissipation Capacitance	C_{PD}	(Note 3)		—	38	—	—	—	pF

(Note 1) Parameter guaranteed by design.

$$(t_{osLH} = |t_{PLHm} - t_{PLHn}|, t_{osHL} = |t_{PHLm} - t_{PHLn}|)$$

(Note 2) Parameter guaranteed by design.

(Note 3) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per bit)}$$

Noise characteristics (Ta = 25°C, Input $t_r = t_f = 3\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC} (V)	TYP.	LIMIT	UNIT
Quiet Output Maximum Dynamic V_{OL}	V_{OLP}		3.3	0.6	1.0	V
Quiet Output Minimum Dynamic V_{OL}	V_{OLV}		3.3	-0.6	-1.0	V
Minimum High Level Dynamic Input Voltage	V_{IHD}		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	V_{ILD}		3.3	—	0.8	V