

# **Document Title**

512Kx8 Bit High Speed Static RAM(5V Operating).
Operated at Commercial and Industrial Temperature Ranges.


# **Revision History**

RevNo.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
Rev. 0.0	Initial release with Preliminary.	Feb. 12. 1999	Preliminary
Rev. 1.0	<ul><li>1.1 Removed Low power Version.</li><li>1.2 Removed Data Retention Characteristics.</li><li>1.3 Changed Isb1 to 20mA</li></ul>	Mar. 29. 1999	Preliminary
Rev. 2.0	2.1 Relax D.C parameters.	Aug. 19. 1999	Preliminary

Item		Previous	Current	
Icc	12ns	170mA	195mA	
	15ns	165mA	190mA	
	20ns	160mA	185mA	

#### 2.2 Relax Absolute Maximum Rating.

Item	Previous	Current
Voltage on Any Pin Relative to Vss	-0.5 to 7.0	-0.5 to Vcc+0.5







# 512K x 8 Bit High-Speed CMOS Static RAM

#### **FEATURES**

- Fast Access Time 12,15,20ns(Max.)
- Low Power Dissipation

Standby (TTL) : 70mA(Max.) (CMOS) : 20mA(Max.)

Operating KM684002C - 12 : 195mA(Max.) KM684002C - 15 : 190mA(Max.)

KM684002C - 20 : 185mA(Max.)


- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
  - No Clock or Refresh required
- · Three State Outputs
- Center Power/Ground Pin Configuration
- · Standard Pin Configuration

KM684002CJ: 36-SOJ-400 KM684002CT: 44-TSOP2-400BF

### **GENERAL DESCRIPTION**

The KM684002C is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The KM684002C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM684002C is packaged in a 400 mil 36-pin plastic SOJ and 44-pin plastic TSOP type II.

### **FUNCTIONAL BLOCK DIAGRAM**




### ORDERING INFORMATION

KM684002C -12/15/20	Commercial Temp.
KM684002CI -12/15/20	Industrial Temp.





# PIN CONFIGURATION (Top View)



	1				9	
N.C N.C	1	$\circ$		)	44 43	N.C N.C
Ao	3				42	N.C
A1	4				41	A18
A2	5				40	A17
Аз	6				39	A16
A4	7				38	A15
CS	8				37	OE
I/O1	9				36	I/O8
I/O2	10				35	I/O7
Vcc	11		44-TSO	P2	34	Vss
Vss	12				33	Vcc
I/O3	13				32	I/O6
I/O4	14				31	I/O5
WE	15				30	A14
<b>A</b> 5	16				29	A13
A6	17				28	A12
A7	18				27	A11
A8	19				26	A10
<b>A</b> 9	20				25	N.C
N.C	21				24	N.C
N.C	22				23	N.C

### **PIN FUNCTION**

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

## **ABSOLUTE MAXIMUM RATINGS\***

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 7.0	V
Power Dissipation		PD 1.0		W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature Commercial		TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.





# RECOMMENDED DC OPERATING CONDITIONS\*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range. 
\*\*  $V_{IL}(Min) = -2.0V$  a.c(Pulse Width  $\leq 8ns$ ) for  $I \leq 20mA$ . 
\*\*\*  $V_{IH}(Max) = V_{CC} + 2.0V$  a.c (Pulse Width  $\leq 8ns$ ) for  $I \leq 20mA$ .

# DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	Vin=Vss to Vcc		-2	2	μΑ
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL Vout=Vss to Vcc		-2	2	μА
Operating Current	Icc	Min. Cycle, 100% Duty	12ns	-	195	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	15ns	-	190	
			20ns	-	185	
Standby Current	ISB	Min. Cycle, CS=Vін	"	-	70	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V		-	20	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level V		IOH=-4mA		2.4	-	V
	VoH1**	IOH1=-0.1mA		-	3.95	V

 $<sup>^{\</sup>star}$  The above parameters are also guaranteed at industrial temperature range. \*\* Vcc=5.0V±5%, Temp.=25°C.

## **CAPACITANCE\***(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

<sup>\*</sup> Capacitance is sampled and not 100% tested.






# **AC CHARACTERISTICS**(TA=0 to 70°C, VCC=5.0V±10%, unless otherwise noted.)

#### **TEST CONDITIONS\***


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

<sup>\*</sup> The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



#### **READ CYCLE\***

Parameter	Symbol		002C-12	KM684002C-15		KM684002C-20		Unit
Farameter	Syllibol	Min	Max	Min	Max	Min	Max	Oilit
Read Cycle Time	trc	12	-	15	-	20	-	ns
Address Access Time	taa	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	12	-	15	-	20	ns
Output Enable to Valid Output	toE	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tonz	0	6	0	7	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tpD	-	12	-	15	-	20	ns

<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.

<sup>\*</sup> Capacitive Load consists of all components of the test environment.

<sup>\*</sup> Including Scope and Jig Capacitance




#### **WRITE CYCLE\***

Doromotor	Symbol	KM684002C-12		KM684002C-15		KM684002C-20		l loste
Parameter		Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	12	-	15	-	20	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	7	0	9	ns
Data to Write Time Overlap	tow	6	-	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


<sup>\*</sup> The above parameters are also guaranteed at industrial temperature range.

## **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES(WRITE CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. t+z and to+z are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or VoL levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=ViL.
- 7. Address valid prior to coincident with  $\overline{\mbox{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.







# TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



### TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



# TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)







#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{CS}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

#### **FUNCTIONAL DESCRIPTION**

CS	WE	OE	Mode	I/O Pin	Supply Current	
Н	Х	X*	Not Select	High-Z	ISB, ISB1	
L	Н	Н	Output Disable	High-Z	Icc	
L	Н	L	Read	Dout	Icc	
L	L	Х	Write	DIN	Icc	

<sup>\*</sup> X means Don't Care.





# **PACKAGE DIMENSIONS**

Units:millimeters/Inches

## 36-SOJ-400

