1

IRFPC40, SiHFPC40

Vishay Siliconix

RoHS

COMPLIANT

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	600				
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	1.2			
Q _g (Max.) (nC)	60				
Q _{gs} (nC)	8.3				
Q _{gd} (nC)	30				
Configuration	Single				

TO-247

· Dynamic dV/dt Rating · Repetitive Avalanche Rated

FEATURES

- Isolated Central Mounting Hole
- · Fast Switching
- · Ease of Paralleling
- · Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247
Lead (Pb)-free	IRFPC40PbF
	SiHFPC40-E3
SnPb	IRFPC40
	SiHFPC40

S

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \degree C$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	600	V	
Gate-Source Voltage			V _{GS}	± 20	v	
Continuous Drain Current	V === 10 V	T _C = 25 °C T _C = 100 °C	I _D	6.8		
	V _{GS} at 10 V	$T_C = 100 ^{\circ}C$		4.3	А	
Pulsed Drain Current ^a			I _{DM}	27		
Linear Derating Factor				1.2	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	410	mJ	
Maximum Power Dissipation	T _C = 25 °C		PD	150	W	
Peak Diode Recovery dV/dt ^c		dV/dt	dV/dt 3.0			
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	for 10 s			300 ^d		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 16 mH, $R_G = 25 \Omega$, $I_{AS} = 6.8 \text{ A}$ (see fig. 12). c. $I_{SD} \leq 6.8 \text{ A}$, dl/dt $\leq 80 \text{ A/}\mu$ s, $V_{DD} \leq V_{DS}$, $T_J \leq 150 \text{ °C}$.

d. 1.6 mm from case

* Pb containing terminations are not RoHS compliant, exemptions may apply



Vishay Siliconix



THERMAL RESISTANCE RAT	TINGS							
PARAMETER	SYMBOL	TYP.		MAX.		UNIT		
Maximum Junction-to-Ambient	R _{thJA}	- 40 0.24 -						
Case-to-Sink, Flat, Greased Surface	R _{thCS}				°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	- 0.83						
		·						
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless other	wise noted						
PARAMETER	SYMBOL	TEST	CONDIT	ONS	MIN.	TYP.	MAX.	UNIT
Static								
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0$) V, I _D = 2	250 μA	600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C,	I _D = 1 mA	-	0.70	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V$	′ _{GS} , I _D = 2	250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	Ve	_{iS} = ± 20	V	-	-	± 100	nA
Zerra Osta Malla en Desia Osmanla		$V_{DS} = 600 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ $V_{DS} = 480 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		-	-	100	μΑ	
Zero Gate Voltage Drain Current	IDSS			-	-	500		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I,	_D = 4.1 A ^b	-	-	1.2	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 1	00 V, I _D =	4.1 A ^b	4.9	-	-	S
Dynamic					I	I	I	1
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	1300	-	pF	
Output Capacitance	C _{oss}			-	160	-		
Reverse Transfer Capacitance	C _{rss}			-	30	-		
Total Gate Charge	Qg			_D = 6.2 A, V _{DS} = 360 V, see fig. 6 and 13 ^b	-	-	60	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V			-	-	8.3	
Gate-Drain Charge	Q _{gd}		566		-	-	30	
Turn-On Delay Time	t _{d(on)}				-	13	-	
Rise Time	t _r	- V _{DD} = 300 V, I _D = 6.2 A , R _G = 9.1 Ω, R _D = 47 Ω, see fig. 10 ^b		-	18	-	ns	
Turn-Off Delay Time	t _{d(off)}			-	55	-		
Fall Time	t _f				-	20	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	5.0	-	nH	
Internal Source Inductance	Ls			-	13	-		
Drain-Source Body Diode Characteristic	s	1						1
Continuous Source-Drain Diode Current	I _S	MOSFET symbol		-	-	6.8	A	
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode			-	-		27
Body Diode Voltage	V_{SD}	$T_J = 25 \ ^\circ C, \ I_S = 6.8 \ A, \ V_{GS} = 0 \ V^b$			-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \text{ °C}, I_F = 6.2 \text{ A}, dl/dt = 100 \text{ A}/\mu\text{s}^b$		-	450	940	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	3.8	7.9	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					LD)	


Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).


b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.





Vishay Siliconix




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted









Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix





Peak Diode Recovery dV/dt Test Circuit

* V_{GS} = 5 V for logic level devices

Fig.14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <u>www.vishay.com/ppg?91240</u>.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.