


#### **FEATURES**

- Low Standby Current Consumption of 1 μA Max
- I<sup>2</sup>C to Parallel Port Expander
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5-V Tolerant I/O Ports
- 400-kHz Fast I2C Bus
- Three Hardware Address Pins Allow for Use of up to Eight Devices on I<sup>2</sup>C/SMBus
- Lower-Voltage Higher-Performance Migration Path for PCA9556
- Input/Output Configuration Register
- Polarity Inversion Register
- Active-Low Reset Input

- Internal Power-On Reset
- High-Impedance Open Drain on P0
- Power Up With All Channels Configured as Inputs
- No Glitch On Power Up
- Noise Filter on SCL/SDA Inputs
- Latched Outputs With High Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)







#### **DESCRIPTION/ORDERING INFORMATION**

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGV	Reel of 1000	PCA9557RGVR	PREVIEW
	QFN – RGY	Reel of 1000	PCA9557RGYR	PREVIEW
		Reel of 2500	PCA9557DR	
	SOIC - D	Reel of 250	PCA9557DT	PCA9557
		Tube of 40	PCA9557D	
-40°C to 85°C	SSOP – DB	Reel of 2000	PCA9557DBR	PD557
	330F - DB	Reel of 200	PCA9557DBT	PD337
		Reel of 2000	PCA9557PWR	
	TSSOP - PW	Reel of 200	PCA9557PWT	PD557
		Tube of 90	PCA9557PW	
	TVSOP – DGV	Reel of 2000	PCA9557DGVR	PREVIEW

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# PCA9557 REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS

SCPS133A-DECEMBER 2005-REVISED JANUARY 2006



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This 8-bit I/O expander for the two-line bidirectional bus ( $I^2C$ ) is designed for 2.3-V to 5.5-V V<sub>CC</sub> operation. The device provides general-purpose remote I/O expansion for most microcontroller families via the  $I^2C$  interface [serial clock (SCL) and serial data (SDA)].

The PCA9557 consists of one 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high) registers. At power on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption and a high-impedance open-drain output pin, P0.

The system master can reset the PCA9557 in the event of a timeout or other improper operation by asserting a low in the active-low reset ( $\overline{RESET}$ ) input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine. Asserting  $\overline{RESET}$  causes the same reset/initialization to occur without depowering the part.


Three hardware pins (A0, A1, and A2) are used to program and vary the fixed I<sup>2</sup>C address, allowing up to eight devices to share the same I<sup>2</sup>C bus or SMBus.

#### **TERMINAL FUNCTIONS**

N	0.		
QFN (RGY) SOIC (D), SSOP (DB), TSSOP (PW), AND TVSOP (DGV)	QFN (RGV)	NAME	DESCRIPTION
1	15	SCL	Serial clock bus. Connect to V <sub>CC</sub> through a pullup resistor.
2	16	SDA	Serial data bus. Connect to V <sub>CC</sub> through a pullup resistor.
3	1	A0	Address input. Connect directly to V <sub>CC</sub> or ground.
4	2	A1	Address input. Connect directly to V <sub>CC</sub> or ground.
5	3	A2	Address input. Connect directly to V <sub>CC</sub> or ground.
6	4	P0	P-port open-drain input/output. Connect to V <sub>CC</sub> through a pullup resistor.
7	5	P1	P-port input/output
8	6	GND	Ground
9	7	P2	P-port input/output
10	8	P3	P-port input/output
11	9	P4	P-port input/output
12	10	P5	P-port input/output
13	11	P6	P-port input/output
14	12	P7	P-port input/output
15	13	RESET	Active-low reset input. Connect to V <sub>CC</sub> through a pullup resistor if no active connection is used.
16	14	V <sub>CC</sub>	Supply voltage




## **LOGIC DIAGRAM (POSITIVE LOGIC)**



- A. Pin numbers shown are for the D, DB, DGV, PW, and RGY packages.
- B. All I/Os are set to inputs at reset.



## SIMPLIFIED SCHEMATIC DIAGRAM OF PO




A. On power up or reset, all registers return to default values.

# REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS

SCPS133A-DECEMBER 2005-REVISED JANUARY 2006

## SIMPLIFIED SCHEMATIC DIAGRAM OF P7-P1



On power up or reset, all registers return to default values.

#### I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

 $I^2C$  communication with this device is initiated by a master sending a Start condition—a high-to-low transition on the SDA input/output while the SCL input is high (see Figure 1). After the Start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK)—a low on the SDA input/output during the high of the ACK-related clock pulse. The address (A0–A2) inputs of the slave device must not be changed between the Start and the Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 2).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 1).

Any number of data bytes can be transferred from the transmitter to the receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 3). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.



A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.




Figure 1. Definition of Start and Stop Conditions




Figure 2. Bit Transfer




Figure 3. Acknowledgment on the I<sup>2</sup>C Bus

## **Interface Definition**

BYTE				В	IT			
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C slave address	L	L	Н	Н	A2	A1	A0	R/W
Px I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0

#### **Device Address**

The address of the PCA9557 is shown in Figure 4.




Figure 4. PCA9557 Address

#### **Address Reference**

	INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS
A2	A1	A0	I-C BUS SLAVE ADDRESS
L	L	L	24 (decimal), 18 (hexadecimal)
L	L	Н	25 (decimal), 19 (hexadecimal)
L	Н	L	26 (decimal), 1A (hexadecimal)
L	Н	Н	27 (decimal), 1B (hexadecimal)
Н	L	L	28 (decimal), 1C (hexadecimal)
Н	L	Н	29 (decimal), 1D (hexadecimal)
Н	Н	L	30 (decimal), 1E (hexadecimal)
Н	Н	Н	31 (decimal), 1F (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

## **Control Register and Command Byte**

Following the successful acknowledgment of the address byte, the bus master sends a command byte that is stored in the control register in the PCA9557. Two bits of this data byte state the operation (read or write) and the internal registers (input, output, polarity inversion or configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a new command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 5. Control Register

## **Command Byte**

CONTROL RE	GISTER BITS	COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP
B1	В0	(HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0x00	Input Port	Read byte	XXXX XXXX
0	1	0x01	Output Port	Read/write byte	0000 0000
1	0	0x02	Polarity Inversion	Read/write byte	1111 0000
1	1	0x03	Configuration	Read/write byte	1111 1111

## PCA9557

## REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS

www.ti.com

SCPS133A-DECEMBER 2005-REVISED JANUARY 2006

## **Register Descriptions**

The Input Port register (register 0) reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to signal the I<sup>2</sup>C device that the Input Port register will be accessed next.

## Register 0 (Input Port Register)

BIT	17	16	15	14	13	12	I1	10
DEFAULT	Χ	Χ	Χ	Χ	Χ	Χ	Χ	X

The Output Port register (register 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

#### Register 1 (Output Port Register)

BIT	07	O6	O5	O4	О3	O2	O1	00
DEFAULT	0	0	0	0	0	0	0	0

The Polarity Inversion register (register 2) allows polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

#### Register 2 (Polarity Inversion Register)

BIT	N7	N6	N5	N4	N3	N2	N1	N0
DEFAULT	1	1	1	1	0	0	0	0

The Configuration register (register 3) configures the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with high impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

## Register 3 (Configuration Register)

BIT	C7	C6	C5	C4	C3	C2	C1	C0
DEFAULT	1	1	1	1	1	1	1	1

#### **Power-On Reset**

When power (from 0 V) is applied to V<sub>CC</sub>, an internal power-on reset holds the PCA9557 in a reset condition until V<sub>CC</sub> has reached V<sub>POR</sub>. At that time, the reset condition is released, and the PCA9557 registers and I<sup>2</sup>C/SMBus state machine initialize to their default states. After that, V<sub>CC</sub> must be lowered to below 0.2 V and back up to the operating voltage for a power-reset cycle. The RESET input can be asserted to reset the system, while keeping the V<sub>CC</sub> at its operating level.

#### RESET

A reset can be accomplished by holding the RESET pin low for a minimum of tw. The PCA9557 registers and I<sup>2</sup>C/SMBus state machine are held in their default states until RESET again is high. This input requires a pullup resistor to V<sub>CC</sub> if no active connection is used.

# REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS

SCPS133A-DECEMBER 2005-REVISED JANUARY 2006

#### **Bus Transactions**

Data is exchanged between the master and PCA9557 through write and read commands.

#### Writes

Data is transmitted to the PCA9557 by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission (see Figure 6 and Figure 7).




Figure 6. Write to Output Port Register




Figure 7. Write to Configuration or Polarity Inversion Registers



#### Reads

The bus master first must send the PCA9557 address with the LSB set to a logic 0 (see Figure 4 for device address). The command byte is sent after the address and determines which register is accessed. After a restart, the device address is sent again, but this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the PCA9557 (see Figure 8 and Figure 9). After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 8. Read From Register



- A. This figure assumes the command byte has been programmed previously with 00h.
- B. Transfer of data can be stopped at any moment by a Stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.
- C. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port (see Figure 8).

Figure 9. Read Input Port Register



## PCA9557 REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS

SCPS133A-DECEMBER 2005-REVISED JANUARY 2006

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6	V
Vo	Output voltage range <sup>(2)</sup>		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input/output clamp current	$V_O < 0$ or $V_O > V_{CC}$		-20	μΑ
I <sub>OL</sub>	Continuous output low current	$V_O = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_O = 0$ to $V_{CC}$		-50	mA
	Continuous current through GND		-200		
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>	Continuous current through V <sub>CC</sub>			
		D package		73	
		DB package		82	
0	Deckage thermal impedance (3)	DGV package		120	°C/W
$\theta_{JA}$	Package thermal impedance (3)	PW package		108	-C/VV
		RGV package		TBD	
		RGY package		TBD	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

## **Recommended Operating Conditions**

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		2.3	5.5	V	
1/	High-level input voltage	SCL, SDA	$0.7 \times V_{CC}$	5.5	V	
V <sub>IH</sub>	righ-level input voltage	A2-A0, P7-P0, RESET	2	5.5	V	
.,	Low lovel input voltage	SCL, SDA	-0.5	$0.3 \times V_{CC}$	V	
$V_{IL}$	Low-level input voltage	A2-A0, P7-P0, RESET	-0.5	0.8	V	
I <sub>OH</sub>	High-level output current	P7-P1		-10	mA	
I <sub>OL</sub>	Low-level output current	P7-P0		25	mA	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

## PCA9557 REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS

SCPS133A-DECEMBER 2005-REVISED JANUARY 2006



#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$	Input diode clamp voltage	I <sub>I</sub> = -18 mA	2.3 V to 5.5 V	-1.2			V
$V_{POR}$	Power-on reset voltage	$V_I = V_{CC}$ or GND, $I_O = 0$	V <sub>POR</sub>		1.65	2.1	V
			2.3 V	1.8			
			3 V	2.6			
		$I_{OH} = -8 \text{ mA}$	4.5 V	3			
.,	5 (2)		4.75 V	4.1			
$V_{OH}$	P-port high-level output voltage <sup>(2)</sup>		2.3 V	1.5			V
		10	3 V	2.5			
		$I_{OH} = -10 \text{ mA}$	4.5 V	3			
			4.75 V	4			
	SDA	V <sub>OL</sub> = 0.4 V	2.3 V to 5.5 V	3			
		V <sub>OL</sub> = 0.5 V		8	20		
$I_{OL}$	P port <sup>(3)</sup>	V <sub>OL</sub> = 0.55 V	2.3 V to 5.5 V	8	20		mA
		V <sub>OL</sub> = 0.7 V		10	24		
	P port, except for P0 <sup>(3)</sup>	V <sub>OH</sub> = 2.3 V	2.3 V to 5.5 V	-4			
$I_{OH}$	50(3)	V <sub>OH</sub> = 4.6 V	4.6 V to 5.5 V			1	μΑ
	P0 <sup>(3)</sup>	V <sub>OH</sub> = 3.3 V	3.3 V to 5.5 V			2.1	
	SCL, SDA		2.21/			±1	
I <sub>I</sub>	A2-A0, RESET	$V_I = V_{CC}$ or GND	2.3 V to 5.5 V				μΑ
I <sub>IH</sub>	P port	$V_I = V_{CC}$	2.3 V to 5.5 V			1	μΑ
I <sub>IL</sub>	P port	V <sub>I</sub> = GND	2.3 V to 5.5 V			1	μΑ
			5.5 V		19	25	
		$V_I = V_{CC}$ or GND, $I_O = 0$ , $I/O = inputs$ , $f_{SCI} = 400$ kHz	3.6 V		12	22	
		1/O = 111puts, 1 <sub>SCL</sub> = 400 KHz	2.7 V		8	20	
	Operating mode		5.5 V		1.5	5	
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$ , $I/O = inputs$ , $f_{SCL} = 100 \text{ kHz}$	3.6 V		1	4	μΑ
		1/O = 111puts, 1 <sub>SCL</sub> = 100 KHz	2.7 V		0.6	3	
			5.5 V		0.25	1	
	Standby mode	$V_I = V_{CC}$ or GND, $I_O = 0$ , $I/O = inputs$ , $f_{SCL} = 0$ kHz	3.6 V		0.25	0.9	
		I/O = Iliputs, I <sub>SCL</sub> = 0 kHz	2.7 V		0.2	0.8	
41	Additional arread is Observed	One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND	2.3 V to 5.5 V			0.2	^
Δl <sub>CC</sub>	Additional current in Standby mode	Every LED I/O at $V_I = 4.3 \text{ V}$ , $f_{SCL} = 0 \text{ kHz}$	5.5 V			0.4	mA
C <sub>I</sub>	SCL	$V_I = V_{CC}$ or GND	2.3 V to 5.5 V		4	6	pF
C	SDA	V - V or CND	221/40551		5.5	8	, ר
$C_{io}$	P port	$V_{IO} = V_{CC}$ or GND	2.3 V to 5.5 V		7.5	9.5	pF

 <sup>(1)</sup> All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V<sub>CC</sub>) and T<sub>A</sub> = 25°C.
 (2) Each I/O must be externally limited to a maximum of 25 mA, and the P port (P7-P0) must be limited to a maximum current of 100 mA.

<sup>(3)</sup> The total current sourced by all I/Os must be limited to 85 mA per bit.



## PCA9557 REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS

SCPS133A-DECEMBER 2005-REVISED JANUARY 2006

## I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 10)

		STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time		50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	$20 + 0.1C_b^{(1)}$	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	$20 + 0.1C_b^{(1)}$	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time, 10-pF to 400-pF bus		300	$20 + 0.1C_b^{(1)}$	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		μs
t <sub>vd(data)</sub>	Valid data time, SCL low to SDA output valid		1		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition, ACK signal from SCL low to SDA (out) low		1		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load		400		400	pF

<sup>(1)</sup> C<sub>b</sub> = total capacitance of one bus line in pF

## **Reset Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 13)

		STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Reset pulse duration	16		16		ns
t <sub>REC</sub>	Reset recovery time	0		0		ns
t <sub>RESET</sub>	Time to reset <sup>(1)</sup>	400		400		ns

<sup>(1)</sup> The PCA9557 requires a minimum of 400 ns to be reset.


## **Switching Characteristics**


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 10)

	PARAMETER	FROM	то	STANDARD II I <sup>2</sup> C BUS	_	FAST MODE I <sup>2</sup> C BUS		UNIT
				MIN	MAX	MIN	MAX	
t <sub>PV</sub>	Output data valid	SCL	P0		250		250	20
		SCL	P1–P7		200		200	ns
t <sub>PS</sub>	Input data setup time	P port	SCL	0		0		ns
t <sub>PH</sub>	Input data hold time	P port	SCL	200		200		ns




## **TYPICAL CHARACTERISTICS**







STANDBY SUPPLY CURRENT vs TEMPERATURE




**SUPPLY CURRENT** vs SUPPLY VOLTAGE




I/O SINK CURRENT OUTPUT LOW VOLTAGE




I/O SINK CURRENT OUTPUT LOW VOLTAGE




I/O SINK CURRENT OUTPUT LOW VOLTAGE




I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE



I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE



I/O SOURCE CURRENT vs OUTPUT HIGH VOLTAGE (P7-P1)




## PCA9557 REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS


SCPS133A-DECEMBER 2005-REVISED JANUARY 2006


**OUTPUT LOW VOLTAGE** 

## **TYPICAL CHARACTERISTICS (continued)**




**OUTPUT HIGH VOLTAGE** 








## PARAMETER MEASUREMENT INFORMATION



#### **SDA LOAD CONFIGURATION**




**VOLTAGE WAVEFORMS** 

BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 10. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION (continued)



#### INTERRUPT LOAD CONFIGURATION




- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega} = 50 \Omega$ ,  $t_r/t_f \leq 30$  ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 11. Interrupt Load Circuit and Voltage Waveforms




## PARAMETER MEASUREMENT INFORMATION (continued)



P-PORT LOAD CONFIGURATION




WRITE MODE  $(R/\overline{W} = 0)$ 



- A. C<sub>1</sub> includes probe and jig capacitance.
- B.  $~t_{pv}$  is measured from 0.7  $\times\,V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 12. P-Port Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION (continued)



**SDA LOAD CONFIGURATION** 

P-PORT LOAD CONFIGURATION




- A. C<sub>1</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f}/t_{f} \leq$  30 ns.
- C. I/Os are configured as inputs.
- D. All parameters and waveforms are not applicable to all devices.

Figure 13. Reset Load Circuits and Voltage Waveforms



## **APPLICATION INFORMATION**

Figure 14 shows an application in which the PCA9557 can be used.



- A. Device address is configured as 0011100 for this example.
- B. P0, P1, P4, and P5 are configured as inputs.
- C. P2 and P3 are configured as inputs.
- D. P6 and P7 are not used and must be configured as outputs.

Figure 14. Typical Application

## PCA9557 REMOTE 8-BIT I<sup>2</sup>C AND SMBus LOW-POWER I/O EXPANDER WITH RESET AND CONFIGURATION REGISTERS

SCPS133A-DECEMBER 2005-REVISED JANUARY 2006

## **APPLICATION INFORMATION (continued)**

## Minimizing I<sub>CC</sub> When I/O Is Used to Control LED

When an I/O is used to control an LED, normally it is connected to  $V_{CC}$  through a resistor as shown in Figure 14. The LED acts as a diode so, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in *Electrical Characteristics* shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{CC}$  when the LED is off.

Figure 15 shows a high-value resistor in parallel with the LED. Figure 16 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply-current consumption when the LED is off.




Figure 15. High-Value Resistor in Parallel With the LED




Figure 16. Device Supplied by a Low Voltage







#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PCA9557D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557DB	ACTIVE	SSOP	DB	16	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557DT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCA9557RGVR	PREVIEW	QFN	RGV	16	2500	TBD	Call TI	Call TI
PCA9557RGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

 $^{(1)}$  The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DGV (R-PDSO-G\*\*)

## **24 PINS SHOWN**

## **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## D (R-PDSO-G16)


## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.






## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

    See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

## **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

## 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated