

PS301/PS302/PS303

Precision, Single-Supply SPST Analog Switches

Features

- Low On-Resistance (33 Ω typ) Minimizes Distortion and Error Voltages
- Low Glitching Reduces Step Errors in Sample-and-Holds.
 Charge Injection, 2pC typ
- Single-Supply Operation (+2.5V to +16V)
- Improved Second Sources for MAX4501/MAX4502
- On-Resistance Matching Between Channels, $<2\Omega$
- On-Resistance Flatness, $<6\Omega$ max
- Low Off-Channel Leakage, <5nA @ +85°C
- TTL/CMOS Logic Compatible
- Fast Switching Speed, t_{ON} < 150ns
- Guaranteed Break-Before-Make action (PS303 only) eliminates momentary crosstalk
- Rail-to-Rail Analog Signal Dynamic Range
- Low Power Consumption, <5µW
- MSOP Package minimizes board area

Applications

- Audio, Video Switching and Routing
- Portable Instruments
- Data Acquisition Systems
- Sample-and-Holds
- Telecommunication Systems
- Battery-Powered Systems


Description


The PS301/PS302/PS303 are improved high precision, medium voltage analog switches designed to operate with single power supplies. The PS301 is a single-pole single-throw (SPST), normally open (NO) switch. The PS302 has the same pinout as the PS301 but is a normally closed (NC) switch. The PS303 has one normally open (NO) and one normally closed (NC) switch per package. Each switch conducts current equally well in either direction when on. In the off state each switch blocks voltages up to the power-supply rail.


With a +5V power supply, the PS301/PS302/PS303 guarantee <60 Ω on-resistance. On-resistance matching between channels is within 2Ω . On-resistance flatness is less than 6Ω over the specified range. All three devices guarantee low leakage currents (<100pA @ 25°C, <10nA @ +85°C) and fast switching speeds (t_{ON} < 150ns). Break-before-make switching action protects against momentary crosstalk (PS303).

For single-supply operation below 5V, the PI5A317/318/319 are also recommended.

Functional Diagrams, Pin Configurations, and Truth Tables







Switches shown for logic "0" input

PS301				
Logic	Switch			
0	OFF			
1	ON			

PS302					
Logic	Switch				
0	ON				
1	OFF				

PS303					
Logic	NC	NO			
0 1	ON OFF	OFF ON			



Absolute Maximum Ratings

Voltages Referenced to GND
V+0.3V to +17V
$V_{IN}, V_{COM}, V_{NC}, V_{NO}$ (Note 1)2V to (V+) +2V
or 30mA, whichever occurs first
Current (any terminal)
Peak Current, COM, NO, NC
(pulsed at 1ms, 10% duty cycle)
ESD per Method 3015.7>2000V

Thermal Information

 $\label{eq:continuous Power Dissipation} Plastic DIP (derate 6mW/ ^cC above +70^cC) 500mW \\ Narrow SO (derate 6mW/ ^cC above +70^cC) 450mW \\ MSOP (derate 4mW/ ^cC above +70^cC) 330mW \\ Storage Temperature -65^cC to +150^cC \\ Lead Temperature (soldering, 10s) +300^cC \\ \end{tabular}$

Note 1: Signals on NC, NO, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward diode current to 30mA maximum.

Caution: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Electrical Specifications - Single +5V Supply (V+ = 5V + 10%, GND = 0V, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$)

Parameter	Symbol	Conditions	Temp. (°C)	Min ⁽²⁾	Typ ⁽¹⁾	Max ⁽²⁾	Units
Analog Switch							
Analog Signal Range (3)	V _{ANALOG}		Full	0		V+	V
On Resistance	$R_{ m ON}$	V+ = 4.5V, V_{NO} or $V_{NC} = +3.5V, I_{COM} = 1 \text{mA}$	25		33	60	
		Full			75		
On-Resistance Match	$\Delta R_{ m ON}$	V_{NO} or $V_{NC} = +3V$, $I_{COM} = 1$ mA, $V+ = 5$ V	25		0.8	2	Ω
Between Channels ⁽⁴⁾	ON	COM	Full			4	
On-Resistance Flatness ⁽⁵⁾	R _{FLAT(ON)}	V+ = 5V,	25		2	6	
	- TLAI(ON)	$I_{COM} = 1 \text{mA}$, V_{NO} or $V_{NC} = 1 \text{V}$, 2V , 3V ,	Full			8	
NO or NC Off Leakage Current ⁽⁶⁾	I _{NO(OFF)} or	$V+ = 5.5V, V_{COM} = 1V,$ $V_{NO} \text{ or } V_{NC} = 4.5V$	25	-0.1	-0.01	0.1	
	$I_{NC(OFF)}$	V_{NO} or $V_{NC} = 4.5V$	Full	-5		5	
COM Off Leakage Current ⁽⁶⁾ —	I _{COM(OFF)} V _{COV} =	V+ = 5.5V,	25	-0.1	-0.01	0.1	nA
	COM(OIT)	$V_{COM} = 4.5V, V_{NO} \text{ or } V_{NC} = 1V$	Full	-5		5	
COM On Leakage		$V+ = 5.5V$, $V_{COM} = 5V$,	25	-0.2	-0.04	0.2	
Current ⁽⁶⁾	COM(ON)	V_{NO} or $V_{NC} = 5V$	Full	-10		10	
Logic Input		,					
Input Current with Input Voltage High	${ m I_{INH}}$	$V_{\rm IN}$ = 2.4V, all others = 0.8V	Full	-0.5	0.005	0.5	μΑ
Input Current with Input Voltage Low	I_{INL}	$V_{\rm IN} = 0.8 \text{V}$, all others = 2.4 $ \text{V}$		-0.5	0.005	0.5	
Logic High Input Voltage	V_{INH}			2.4			V
Logic Low Input Voltage	V _{INL}					0.8	ľ



Electrical Specifications - Single +5V Supply (continued)

 $(V + = 5V \pm 10\%, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V)$

Parameter	Symbol	Conditions	Temp. (°C)	Min ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Dynamic							
Torra Ora Trans	4	t_{ON} $V_{NO OR VNC} = 3V, Figure 2$ $Equal 25$ 25	25		85	150	
Turn-On Time	LON		Full			240	
Turn-Off Time	_		25		25	100	ns
Turn-Oil Time	t_{OFF}		Full			150	
Break-Before-Make TimeDelay ⁽³⁾	t_{D}	PS303 only, $R_L = 300\Omega$, $C_L = 35 pF$, Fig. 3		2	5		
Charge Injection ⁽³⁾	Q	C_L = 1nF, V_{GEN} = 0V, R_{GEN} = 0 Ω , Fig. 4	25		1	5	pC
Off Isolation ⁽⁷⁾	OIRR	$R_L = 50\Omega$, $C_L = 5pF$, $f = 1MHz$, Fig. 5			-72		dB
Crosstalk	X _{TALK}	$R_{L} = 50\Omega$, $C_{L} = 5pF$, $f = 1MHz$, Fig. 6			-85		
NC or NO Off Capacitance	C _(OFF)	f=1MHz, Figure 7			9		
COM Off Capacitance	C _{COM(OFF)}	1 – IIVIIIZ, Figure 7			9		pF
COM On Capacitance	C _{COM(ON)}	f=1MHz, Figure 8			22		
Supply							
Power-Supply Range	V+			2.7		16	V
Positive Supply Current	I+	$V+=5.5V$, $V_{IN}=0V$ or $V+$, all channels on or off	Full	-1		1	μΑ

Notes:

- 1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet.
- 2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.
- 3. Guaranteed by design
- 4. $\Delta R_{ON} = R_{ON} \max R_{ON} \min$
- 5. Flatness is defined as the difference between the maximum and minimum value of on-resistance measured.
- 6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.
- 7. Off Isolation = $20\log_{10} [V_{COM} / (V_{NC} \text{ or } V_{NO})]$. See figure 5.



Electrical Specifications - Single +12V Supply (V+ = 12V ±10%, GND = 0V, V_{INH} = 5V, V_{INL} = 0)

Parameter	Symbol	Conditions	Temp (°C)	M in ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units	
Analog Switch	Analog Switch							
Analog Signal Range(3)	V _{ANALOG}			0		V+	V	
O. P	T.	V+ =12V,	25		14	35	Ω	
On-Resistance	R _{ON}	$I_{COM} = 1 \text{mA}$, V_{NO} or $V_{NC} = 6 V$	Full			45		
Dynamic					•	•		
Turn-On Time ⁽³⁾	,	VNO or VNC = 6V, Figure 2	25		85	150	ns	
Turn-On Time	t _{ON}		Full			240		
Turn-Off Time ⁽³⁾	t _{OFF}		25		25	100		
			Full			150		
Break-Before-Make Time Delay ⁽³⁾	$t_{ m D}$	PS303 only	25	2	5			
Charge Injection(3)	Q	$C_L = 1$ nF, $V_{GEN} = 6$ V, $R_{GEN} = 0$ Ω, Figure 4	25				pC	
Supply								
Positive Supply Current	I+	$V+=13.2V, V_{IN}=0V \text{ or } V+,$ all channels on or off	Full	-1	0.01	1	μΑ	

Electrical Specifications - Single +3.3V Supply $(V+=3.3V\pm10\%,~GND=0V,~V_{INH}=2.4V,~V_{INL}=0.8V)$

Parameter	Symbol	Conditions	Temp (°C)	M in ⁽¹⁾	Typ ⁽²⁾	Max ⁽¹⁾	Units
Analog Switch	Analog Switch						
Analog Signal Range(3)	V _{ANALOG}			0		V+	V
On Basistana	D	$V+ = 3V, I_{COM} = 1mA,$	25		83	175	Ω
On-Resistance	R_{ON}	V_{NO} or $V_{NC} = 1.5V$	Full			275	
Dynamic					•		
Time On Time(3)	4	Very Very 15V F	25		160	400	
Turn-On Time ⁽³⁾	t _{ON}		Full			500	
T Off T(3)	_	Vno or Vnc = 1.5V, Figure 2 t_{OFF}	25		40	125	ns
Turn-Off Time ⁽³⁾	COFF		Full			175	
Break-Before-Make Time Delay ⁽³⁾	t_{D}	PS303 only	25	2	5		
Charge Injection ⁽³⁾	Q	$C_L = 1$ nF, $V_{GEN} = 0$ V, $R_{GEN} = 0\Omega$, Figure 4	25		1	5	pC
Supply							
Positive Supply Current	I+	$V+=3.6V,\ V_{\rm IN}=0V \ {\rm or}\ V+,$ all channels on or off	Full	-1	0.01	1	μΑ



Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval (PS303 only)




Figure 4. Charge Injection

5



Test Circuits/Timing Diagrams (continued)




Figure 5. Off Isolation




Figure 6. Crosstalk




Figure 7. Channel-Off Capacitance




Figure 8. Channel-On Capacitance



Applications Information

OvervoltageProtection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence V+ on first, and then logic inputs. If power-supply sequencing is not possible, add two small signal diodes or two current limiting resistors in series with the supply pins for overvoltage protection (Figure 1). Adding diodes reduces the analog signal range, but low switch resistance and low leakage characteristics are unaffected.

Logic Levels

When powered from +5V the PS301/PS302/PS303 can be operated with either TTL- or CMOS-Logic levels. If V+ is different than +5V, the logic threshold level will vary. To ensure proper operation please refer to the Logic Threshold vs. $V_{\rm CC}$ curve.

Power consumption is minimal when the logic control voltages reach V+ or GND. Refer to the I+ vs. $V_{\rm IN}$ curve.




Figure 1. Overvoltage protection is accomplished by using two external blocking diodes or two current limiting resistors.

Ordering Information

PART	Temp. Range	Package
PS301CPA	0°C to +70°C	8 Plastic DIP
PS301CSA	0°C to +70°C	8 Narrow SO
PS301CUA	0°C to +70°C	8 MSOP
PS301EPA	-40°C to +85°C	8 Plastic DIP
PS301ESA	-40°C to +85°C	8 Narrow SO
PS302CPA	0°C to +70°C	8 Plastic DIP
PS302CSA	0°C to +70°C	8 Narrow SO
PS302CUA	0°C to +70°C	8 MSOP

PART	Temp. Range	Package
PS302EPA	-40°C to +85°C	8 Plastic DIP
PS302ESA	-40°C to +85°C	8 Narrow SO
PS303CPA	0°C to +70°C	8 Plastic DIP
PS303CSA	0°C to +70°C	8 Narrow SO
PS303CUA	0°C to +70°C	8 MSOP
PS303EPA	-40°C to +85°C	8 Plastic DIP
PS303ESA	-40°C to +85°C	8 Narrow SO