

CMOS Analog Switches

Features

- $\pm 15\text{-V}$ Input Range
- Fast Switching— t_{ON} : 110 ns
- Low $r_{DS(on)}$: $30\ \Omega$
- Single Supply Operation
- CMOS Logic Levels
- Micropower: 30 nW

Benefits

- Full Rail-to-Rail Analog Signal Range
- Low Signal Error
- Wide Dynamic Range
- Low Power Dissipation

Applications

- Low Level Switching Circuits
- Programmable Gain Amplifiers
- Portable and Battery Powered Systems

Description



The DG304A through DG307A series of monolithic CMOS switches were designed for applications in communications, instrumentation and process control. This series is well suited for applications requiring fast switching and nearly flat on-resistance over the entire analog range.

Designed on the Siliconix PLUS-40 CMOS process to achieve low power consumption and excellent on/off switch performance, these switches are ideal for battery

powered applications, without sacrificing switching speed. Break-before-make switching action is guaranteed, and an epitaxial layer prevents latchup. Single supply operation (for positive switch voltages) is allowed by connecting the V- rail to 0 V.

Each switch conducts equally well in both directions when on, and blocks up to the supply voltage when off. These switches are CMOS input compatible.

Functional Block Diagram and Pin Configuration



Truth Table	
Logic	Switch
0	OFF
1	ON

Logic "0" $\leq 3.5\text{ V}$
Logic "1" $\geq 11\text{ V}$

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70045.


DG304A/305A/306A/307A

TEMIC
Semiconductors

Functional Block Diagram and Pin Configuration (Cont'd)


DG305A

Dual-In-Line



DG305A

Metal Can



Truth Table


Logic	SW ₁	SW ₂
0	OFF	ON
1	ON	OFF

Logic "0" ≤ 3.5 V

Logic "1" ≥ 11 V

DG306A

Dual-In-Line



Truth Table


Logic	Switch
0	OFF
1	ON

Logic "0" ≤ 3.5 V

Logic "1" ≥ 11 V

DG307A

Dual-In-Line



Four SPST Switches per Package

Truth Table

Logic	SW ₁ , SW ₂	SW ₃ , SW ₄
0	OFF	ON
1	ON	OFF

Logic "0" ≤ 3.5 V

Logic "1" ≥ 11 V

Ordering Information

Temp Range	Package	Part Number	
DG304A			
–0 to 70°C	14-Pin Plastic DIP	DG304ACJ	
–55 to 125°C	14-Pin CerDIP	DG304AAK/883	
		JM38510/11605BCA	
	10-Pin Can	JM38510/11605BIA	
	14-Pin Sidebraze	JM38510/11605BCC	
DG305A			
–55 to 125°C	14-Pin CerDIP	JM38510/11605BCA	
	10-Pin Can	JM38510/11606BIC	
	14-Pin Sidebraze	JM38510/11606BCA	
DG306A			
–0 to 70°C	14-Pin Plastic DIP	DG306ACJ	
–55 to 125°C	14-Pin CerDIP	DG306AAK/883	
		JM38510/11607BCA	
	14-Pin Sidebraze	JM38510/11607BCC	
DG307A			
0 to 70°C	14-Pin Plastic DIP	DG307ACJ	
–25 to 85°C	14-Pin CerDIP	DG307ABK	
–55 to 125°C		DG307AAK	
		DG307AAK/883	
		JM38510/11608BCA	
		JM38510/11608BCC	

Absolute Maximum Ratings

Voltages Referenced to V–

V+	44 V
GND	25 V
Digital Inputs ^a , V _S , V _D	(V–) –2 V to (V+) +2V or 30 mA, whichever occurs first
Current, Any Terminal	30 mA
Continuous Current, S or D (Pulsed at 1 ms, 10% duty cycle max)	100 mA
Storage Temperature (ACJ Suffix)	(AAA, AAK, ABK Suffix)	–65 to 150°C –65 to 125°C

Power Dissipation^b

14-Pin Plastic DIP ^c	470 mW
14-Pin CerDIP ^d	825 mW
10-Pin Metal Can ^e	450 mW

Notes:

- a. Signals on S_X, D_X, or IN_X exceeding V+ or V– will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 11 mW/°C above 75°C
- d. Derate 6.5 mW/°C above 25°C
- e. Derate 6 mW/°C above 75°C

DG304A/305A/306A/307A

TEMIC
Semiconductors







Specifications^a

Parameter	Symbol	Conditions Unless Otherwise Specified $V_+ = 15 \text{ V}$, $V_- = -15 \text{ V}$ $V_{IN} = 3.5 \text{ V}$ or 11 V^f	Temp ^b	Typ ^c	A Suffix -55 to 125°C		B, C Suffix -25 to 85°C 0 to 70°C		Unit
					Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch									
Analog Signal Range ^e	V_{ANALOG}		Full		-15	15	-15	15	V
Drain-Source On-Resistance	$r_{DS(on)}$	$V_D = \pm 10 \text{ V}$, $I_S = 10 \text{ mA}$	Room Full	30		50 75		50 75	Ω
Source Off Leakage Current	$I_{S(off)}$	$V_S = \pm 14 \text{ V}$ $V_D = \mp 14 \text{ V}$	Room Full	± 0.1	-1 -100	1 100	-5 -100	5 100	nA
Drain Off Leakage Current	$I_{D(off)}$	$V_S = \pm 14 \text{ V}$ $V_D = \mp 14 \text{ V}$	Room Full	± 0.1	-1 -100	1 100	-5 -100	5 100	
Drain On Leakage Current	$I_{D(on)}$	$V_D = V_S = \pm 14 \text{ V}$	Room Full	± 0.1	-2 -200	2 200	-5 -200	5 200	
Digital Control									
Input Current with Input Voltage High	I_{INH}	$V_{IN} = 5 \text{ V}$	Room Full	-0.001	-1 -1		-1		uA
		$V_{IN} = 15 \text{ V}$	Room Full	0.001		1 1		1	
Input Current with Input Voltage Low	I_{INL}	$V_{IN} = 0 \text{ V}$	Room Full	-0.001	-1 -1		-1		
Dynamic Characteristics									
Turn-On Time	t_{ON}	See Figure 2	Room	110		250			ns
Turn-Off Time	t_{OFF}		Room	70		150			
Break-Before-Make Time	t_{OPEN}	DG305A/307A ONLY See Figure 3	Room	50					
Charge Injection	Q	$C_L = 1 \text{ nF}$, $R_{gen} = 0$ $V_{gen} = 0 \text{ V}$, See Figure 4	Room	30					pC
Source-Off Capacitance	$C_{S(off)}$	$f = 1 \text{ MHz}$, $V_S = 0 \text{ V}$ $V_S, V_D = 0 \text{ V}$	Room	14					pF
Drain-Off Capacitance	$C_{D(off)}$		Room	14					
Channel-On Capacitance	$C_{D(on)}$		Room	40					
Input Capacitance	C_{IN}	$f = 1 \text{ MHz}$	$V_{IN} = 0 \text{ V}$	6					
			$V_{IN} = 15 \text{ V}$	7					
Off-Isolation	OIRR	$V_{IN} = 0 \text{ V}$, $R_L = 1 \text{ k}\Omega$ $V_S = 1 \text{ V}_{rms}$, $f = 500 \text{ kHz}$	Room	62					dB
Crosstalk (Channel-to-Channel)	X_{TALK}		Room	74					
Power Supplies									
Positive Supply Current	I_+	$V_{IN} = 15 \text{ V}$ or 0 V (All Inputs)	Room Full	0.001		10 100		100	uA
Negative Supply Current	I_-		Room Full	-0.001	-10 -100		-100		


Notes:

- a. Refer to PROCESS OPTION FLOWCHART.
- b. Room = 25°C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. V_{IN} = input voltage to perform proper function.

Typical Characteristics



Typical Characteristics (Cont'd)



Schematic Diagram (Typical Channel)




Figure 1.

Test Circuits




Figure 2. Switching Time

Test Circuits (Cont'd)




Figure 3. Break-Before-Make SPDT (DG305A, DG307A)




Figure 4. Charge Injection

Application Hints^a

V ₊ Positive Supply Voltage (V)	V ₋ Negative Supply Voltage (V)	GND Voltage (V)	V _{IN} Logic Input Voltage V _{INH(min)/V_{INL(max)}} (V)	V _S or V _D Analog Voltage Range (V)
15	-15	0	11/3.5	-15 to 15
20	-20	0	11/3.5	-20 to 20
15	0	0	11/3.5	0 to 15

Notes:

a. Application Hints are for DESIGN AID ONLY, not guaranteed and not subject to production testing.

Applications




Figure 5. Low Power Binary to 10^n Gain Low Frequency Amplifier





Figure 6. Low Power Non-Inverting Amplifier with Digitally Selectable Inputs and Gain

Package Information


Siliconix

■ Plastic DIP, 8- to 20-Pin




Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	3.81	5.08	0.150	0.200
A ₁	0.38	1.27	0.015	0.050
A ₂	1.27	2.03	0.050	0.080
b	0.89	1.65	0.035	0.065
b ₁	0.38	0.51	0.015	0.020
c	0.20	0.30	0.008	0.012
D-8	9.65	11.68	0.380	0.460
D-14	17.27	19.30	0.680	0.760
D-16	18.93	21.33	0.745	0.840
D-20	24.89	26.92	0.980	1.060
E	5.59	7.11	0.220	0.280
E ₁	7.62	8.26	0.300	0.325
e	2.29	2.79	0.090	0.110
e ₁	7.37	7.87	0.290	0.310
L	2.79	3.81	0.110	0.150
S-8	1.02	2.03	0.040	0.080
S-14	1.02	2.03	0.040	0.080
S-16	0.38	1.52	0.015	0.060
S-20	1.02	2.03	0.040	0.080
Θ	0°	15°	0°	15°

■ PLCC Package, 20-Pin




Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	4.20	4.57	0.165	0.180
A ₁	2.29	3.04	0.090	0.120
b	0.66	0.81	0.026	0.032
b ₁	0.33	0.55	0.013	0.021
D	9.78	10.03	0.385	0.395
D ₁	8.89	9.04	0.350	0.356
E	7.37	8.38	0.290	0.330
e	1.27 BSC		0.050 BSC	
L	0.51	—	0.020	—

■ Sidebrazed DIP, 14- to 24-Pin



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	2.67	4.44	0.105	0.175
b	0.97	1.52	0.038	0.060
b ₁	0.38	0.53	0.015	0.021
c	0.20	0.30	0.008	0.012
D-14	17.53	19.55	0.690	0.770
D-16	19.56	21.08	0.770	0.830
D-20	24.89	26.16	0.990	1.030
D-24	29.97	31.24	1.180	1.230
E	7.12	7.87	0.280	0.310
E ₁	7.37	8.25	0.290	0.325
c	2.54 BSC		0.100 BSC	
e ₁	7.62 BSC		0.300 BSC	
L	3.18	4.44	0.125	0.175
L ₁	0.64	1.39	0.025	0.055
Q	0.25	—	0.010	—
S-14	0.77	2.41	0.030	0.095
S-16	0.51	1.65	0.020	0.065
S-20	0.77	1.65	0.030	0.065
S-24	0.77	2.41	0.030	0.095


■ SO Package, 8- to 16-Pin



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A ₁	0.10	0.20	0.004	0.008
B	0.35	0.45	0.014	0.018
c	0.18	0.23	0.007	0.009
D-8	4.69	5.00	0.185	0.196
D-14	8.55	8.75	0.336	0.344
D-16	9.80	10.00	0.385	0.393
E	3.50	4.05	0.140	0.160
E ₁	5.70	6.30	0.224	0.248
e	1.27 BSC		0.050 BSC	
L	0.60	0.80	0.024	0.031
Θ	0°	8°	0°	8°


L	0.13	0.25	0.005	0.010
S	0.44	0.55	0.017	0.022
Θ	0°	8°	0°	8°

Ceramic DIP, 8-14 Leads



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	4.06	5.08	0.160	0.200
A ₁	1.27	2.16	0.050	0.085
b	1.14	1.65	0.045	0.065
b ₁	0.38	0.51	0.015	0.020
C	0.20	0.30	0.008	0.012
D-8	9.40	10.16	0.370	0.400
D-14	19.05	19.56	0.750	0.770
E	6.60	7.62	0.260	0.300
E ₁	7.62	8.26	0.300	0.325
e	2.54 BSC		0.100 BSC	
e ₁	7.62 BSC		0.300 BSC	
L	3.81	5.08	0.150	0.200
L ₁	3.18	3.81	0.125	0.150
L ₂	0.51	1.14	0.020	0.045
S-8	0.64	1.52	0.025	0.060
S-14	1.65	2.41	0.065	0.095
S-16	0.38	1.14	0.015	0.045
Θ	0°		15°	

PLCC-20



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	4.20	4.57	0.165	0.180
A ₁	2.29	3.04	0.090	0.120
b	0.66	0.81	0.026	0.032
b ₁	0.33	0.55	0.013	0.021
D	9.78	10.03	0.385	0.395
D ₁	8.89	9.04	0.350	0.356
E	9.78	10.03	0.385	0.395
e	1.27 BSC		0.050 BSC	
L	0.51	-	0.020	-