SDAS020B - JUNE 1984 - REVISED AUGUST 1995

- Functionally Equivalent to AMD's AM29825
- Improved I<sub>OH</sub> Specifications
- Multiple Output Enables Allow Multiuser Control of the Interface
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs Reduce do Loading Effects
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


### description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.


With the clock-enable (CLKEN) input low, the eight D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking CLKEN high disables the clock buffer, latching the outputs. These devices have noninverting data (D) inputs. Taking the clear (CLR) input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-enable (OE1, OE2, and OE3) inputs can be used to place the eight outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

### SN54AS825A . . . JT PACKAGE SN74AS825A . . . DW OR NT PACKAGE (TOP VIEW)



## SN54AS825A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The output enables do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN54AS825A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AS825A is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

## FUNCTION TABLE (each flip-flop)

	INPUTS								
OE†	CLR	CLKEN	CLK	D	Q				
L	L	Χ	Χ	Χ	L				
L	Н	L	$\uparrow$	Н	Н				
L	Н	L	$\uparrow$	L	L				
L	Н	Н	Χ	Χ	Q <sub>0</sub>				
Н	Χ	Χ	Χ	Χ	Z				

<sup>†</sup> OE = H if any of OE1, OE2, or OE3 are high. OE = L if all of OE1, OE2, or OE3 are low.

## logic symbol‡




<sup>&</sup>lt;sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



SDAS020B - JUNE 1984 - REVISED AUGUST 1995

### logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS825A	-55°C to 125°C
SN74AS825A	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SDAS020B - JUNE 1984 - REVISED AUGUST 1995

### recommended operating conditions

			SN	54AS82	5A	SN74AS825A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.7			0.8	V
ІОН	High-level output current				-24			-24	mA
loL	Low-level output current				32			48	mA
4 *	Pulse duration	CLR low	7			4			ns
t <sub>W</sub> *	Fulse duration	CLK high or low	9.5			8			115
		CLR inactive	8			8			
t <sub>su</sub> *	Setup time before CLK↑	Data	7			6			ns
		CLKEN high or low	10			6			
t <sub>h</sub> *	Hold time after CLK↑	CLKEN low or data	0			0			ns
T <sub>A</sub>	Operating free-air temperature		-55		125	0		70	°C

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			54AS82	5A	SN74AS825A				
PARAMETER	1531 (1	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT		
VIK	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	V <sub>CC</sub> -2		V <sub>CC</sub> -2	2			
Voн	V <sub>CC</sub> = 4.5 V	$I_{OH} = -15 \text{ mA}$	2.4	3.2		2.4	3.2		V	
	VCC = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				
Voi	V <sub>CC</sub> = 4.5 V	$I_{OL} = 32 \text{ mA}$		0.3	0.5				V	
VOL		I <sub>OL</sub> = 48 mA					0.35	0.5	V	
lozh	$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.7 V			50			50	μΑ	
lozL	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.4 V			-50			-50	μΑ	
IĮ	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 7 V			0.1			0.1	mA	
lіН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μΑ	
Ι <sub>ΙL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.5			-0.5	mA	
IO <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA	
		Outputs high		45	73		45	73		
ICC	V <sub>CC</sub> = 5.5 V	Outputs low		56	90		56	90	mA	
		Outputs disabled		59	95		59	95		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .




<sup>&</sup>lt;sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

## switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> R1 R2	= 50 pF 2 000 = 500 = 500	2,	V,	UNIT
			SN54A	S825A	SN74AS825A		
			MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	CLK	A O	3.5	9	3.5	7.5	ns
t <sub>PHL</sub>	OLIX	Any Q	3.5	13.5	3.5	13	113
t <sub>PHL</sub>	CLR	Any Q	3.5	16.5	3.5	15.5	ns
<sup>t</sup> PZH	<del></del>	A O	4	12	4	11	ns
t <sub>PZL</sub>	ŌĒ	Any Q	4	13	4	12	115
<sup>t</sup> PHZ	ŌĒ	Any Q	1	10	1.5	8	ns
t <sub>PLZ</sub>	OE .	Ally Q	1	10	1.5	8	115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_f = t_f = 2$  ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

* Texas Instruments	THE WORLD LEADER IN DSP AND ANALOG	
Products	Development Tools Applications	<b>▼</b>
Search	□ Advanced Search □ TI Home □ TI&ME □ Employm □ Tech Support □ Comments □ Site Map □ TI Globa	

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS |
PRICING/AVAILABILITY | APPLICATION NOTES |
RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

### SN54AS825A, 8-Bit Bus-Interface Flip-Flops With 3-State Outputs

DEVICE STATUS: ACTIVE

FEATURES Back to Top

- Functionally Equivalent to AMD's AM29825
- Improved I Specifications
- Multiple Output Enables Allow Multiuser Control of the Interface
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs Reduce dcLoading Effects
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

DESCRIPTION Back to Top

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.

With the clock-enable ( CLKEN) input low, the eight D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock (CLK) input. Taking CLKEN high disables the clock buffer, latching the outputs. These devices have noninverting data (D) inputs. Taking the clear (CLR) input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-enable ( $\overline{OE1}$ ,  $\overline{OE2}$ , and  $\overline{OE3}$ ) inputs can be used to place the eight outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

The output enables do not affect the internal operation of the flip-flops. Old data can be

retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AS825A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AS825A is characterized for operation from 0°C to 70°C.

**OE** = H if any of OE1\, OE2\, or OE3\ are high.

 $\overline{OE}$  = L if all of OE1\, OE2\, or OE3\ are low.

### **TECHNICAL DOCUMENTS**

▲Back to Top

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET 
<u>■Back to Top</u>

Full datasheet in Acrobat PDF: sdas020b.pdf (106 KB) (Updated: 08/01/1995)

Full datasheet in Zipped PostScript: <a href="mailto:sdas020b.psz">sdas020b.psz</a> (99 KB)

### **APPLICATION NOTES**

Back to Top

View Application Reports for Digital Logic

- Advanced Schottky (ALS and AS) Logic Families (SDAA010 Updated: 08/01/1995)
- Advanced Schottky Load Management (SDYA016 Updated: 02/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

### **RELATED DOCUMENTS**

■Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/AVAILABILITY

■Back to Top

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	<u>DSCC</u> <u>NUMBER</u>	PRICING/AVAILABILITY
SN54AS825AJT	<u>JΤ</u>	24	-55 TO 125	ACTIVE	5.36	1		Check stock or order
SNJ54AS825AFK	<u>FK</u>	28	-55 TO 125	ACTIVE	13.23	168	5962- 9078003M3A	Check stock or order
			-55					

## 3 of 3

SNJ54AS825AJT	<u>JT</u>	24	TO 125	ACTIVE	6.36	1	5962- 9078003MLA	Check stock or order
SNJ54AS825AW	<u>W</u>	24	-55 TO 125	ACTIVE	12.24	170	5962- 9078003MKA	Check stock or order

Table Data Updated on: 11/19/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy | Important Notice</u>