



**FAST CMOS OCTAL  
TRANSPARENT LATCH  
(3-STATE)**

**IDT54/74FCT533  
IDT54/74FCT533A**



**FEATURES:**

- IDT54/74FCT533 10.0ns max. clock to output;  
IDT54/74FCT533A 5.2ns max. clock to output
- Equivalent to FAST™ output drive over full temperature and voltage supply extremes
- $I_{OL} = 48\text{mA}$  (commercial) and  $32\text{mA}$  (military)
- CMOS power levels ( $5\mu\text{W}$  typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than FAST™ ( $5\mu\text{A}$  max.)
- Octal transparent latch with 3-state output
- JEDEC standard pinout for DIP and LCC
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B

**DESCRIPTION:**


The IDT54/74FCT533 and IDT54/74FCT533A are octal transparent latches built using advanced CEMOS™, a dual metal CMOS technology. The IDT54/74FCT533 and IDT54/74FCT533A consist of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the set-up times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

**PIN CONFIGURATIONS**



**10**

**FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology, Inc.  
FAST is a trademark of Fairchild Semiconductor Co.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1987

4825771 INTEGRATED DEVICE

97D 02336

D  
T.46.07.05

IDT54/74FCT533/A FAST CMOS  
OCTAL TRANSPARENT LATCH (3-STATE)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	120	120	mA

CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

V<sub>LC</sub> = 0.2V; V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

Commercial; T<sub>A</sub> = 0°C to +70°C; V<sub>CC</sub> = 5.0V ± 5%

Military; T<sub>A</sub> = -55°C to +125°C; V<sub>CC</sub> = 5.0V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	-	-	V	
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	-	-	0.8	V	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max.	V <sub>I</sub> = V <sub>CC</sub>	-	-	5	μA
I <sub>IL</sub>	Input LOW Current		V <sub>I</sub> = 2.7V	-	-	5 <sup>(4)</sup>	
			V <sub>I</sub> = 0.5V	-	-	-5 <sup>(4)</sup>	
			V <sub>I</sub> = GND	-	-	-5	
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = Max.	V <sub>O</sub> = V <sub>CC</sub>	-	-	10	μA
			V <sub>O</sub> = 2.7V	-	-	10 <sup>(4)</sup>	
			V <sub>O</sub> = 0.5V	-	-	-10 <sup>(4)</sup>	
			V <sub>O</sub> = GND	-	-	-10	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>N</sub> = -18mA	-	-0.7	-1.2	V	
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>O</sub> = GND	-60	-120	-	mA	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA	V <sub>HC</sub>	V <sub>CC</sub>	-	V	
		V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -300μA	V <sub>HC</sub>	V <sub>CC</sub>		
			I <sub>OH</sub> = -12mA MIL.	2.4	4.3		
			I <sub>OH</sub> = -15mA COM'L.	2.4	4.3	-	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA	-	GND	V <sub>LC</sub>	V	
		V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 300μA	GND	V <sub>LC</sub>		
			I <sub>OL</sub> = 32mA MIL.	-	0.3		0.5
			I <sub>OL</sub> = 48mA COM'L.	-	0.3	0.5	
V <sub>H</sub>	Input Hysteresis on Clock Only	-	-	200	-	mV	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- This parameter is guaranteed but not tested.

4825771 INTEGRATED DEVICE

97D 02337 D

IDT54/74FCT533/A FAST CMOS  
OCTAL TRANSPARENT LATCH (3-STATE)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

POWER SUPPLY CHARACTERISTICS

T-46-07-05

$V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP. <sup>(2)</sup>	MAX.	UNIT	
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$ ; $V_{IN} \leq V_{LC}$ $f_I = 0$	-	0.001	1.5	mA	
$\Delta I_{CC}$	Power Supply Current Per TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$	-	0.5	2.0	mA	
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ $LE = V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	-	0.15	0.25 mA/ MHz	
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_I = 10\text{MHz}$ , 50% Duty Cycle $\overline{OE} = \text{GND}$ $LE = V_{CC}$ One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	1.5	4.0	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	-	1.8	5.0	
		$V_{CC} = \text{Max.}$ Outputs Open $f_I = 2.5\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $LE = V_{CC}$ Eight Bits Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	3.0	6.5 <sup>(5)</sup>	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	-	5.0	14.5 <sup>(5)</sup>	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$   
 $I_{CC}$  = Quiescent Current  
 $\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )  
 $D_H$  = Duty Cycle for TTL Inputs High  
 $N_T$  = Number of TTL Inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 $f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 $f_I$  = Input Frequency  
 $N_I$  = Number of Inputs at  $f_I$   
 All currents are in milliamperes and all frequencies are in megahertz.

10

DEFINITION OF FUNCTIONAL TERMS

PIN NAMES	DESCRIPTION
$D_0 - D_7$	Data Inputs
LE	Latch Enable Input (Active HIGH)
$\overline{OE}$	Output Enable Input (Active LOW)
$\overline{O}_0 - \overline{O}_7$	Complementary 3-State Outputs

TRUTH TABLE

INPUTS		OUTPUTS	
$D_n$	LE	$\overline{OE}$	$\overline{O}_n$
H	H	L	L
L	H	L	H
X	X	H	Z

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = HIGH Impedance

4825771 INTEGRATED DEVICE

97D 02338 D

T.46.07.05

IDT54/74FCT533/A FAST CMOS  
OCTAL TRANSPARENT LATCH (3-STATE)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

SYMBOL	PARAMETER	CONDITION <sup>(1)</sup>	IDT54/74FCT533					IDT54/74FCT533A					UNIT
			TYP. <sup>(3)</sup>	COM'L		MIL		TYP. <sup>(3)</sup>	COM'L		MIL		
				MIN. <sup>(2)</sup>	MAX.	MIN. <sup>(2)</sup>	MAX.		MIN. <sup>(2)</sup>	MAX.	MIN. <sup>(2)</sup>	MAX.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	6.0	1.5	10.0	1.5	12.0	4.0	1.5	5.2	1.5	5.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>		9.0	2.0	13.0	2.0	14.0	7.0	2.0	8.5	2.0	9.8	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time		8.0	1.5	11.0	1.5	12.5	5.5	1.5	6.5	1.5	7.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time		6.0	1.5	7.0	1.5	8.5	4.0	1.5	5.5	1.5	6.5	ns
t <sub>SU</sub>	Set-up Time HIGH or LOW D <sub>n</sub> to LE		1.0	2.0	-	2.0	-	1.0	2.0	-	2.0	-	ns
t <sub>H</sub>	Hold Time HIGH or LOW D <sub>n</sub> to LE		1.0	1.5	-	1.5	-	1.0	1.5	-	1.5	-	ns
t <sub>W</sub>	LE Pulse Width HIGH or LOW		5.0	6.0	-	6.0	-	4.0	5.0	-	6.0	-	ns

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.

ORDERING INFORMATION

