

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT175**

**Quad D-type flip-flop with reset;  
positive-edge trigger**

Product specification  
Supersedes data of December 1990  
File under Integrated Circuits, IC06

1998 Jul 08

## Quad D-type flip-flop with reset; positive-edge trigger 74HC/HCT175

### FEATURES

- Four edge-triggered D flip-flops
- Output capability: standard
- $I_{CC}$  category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and  $\bar{Q}$  outputs.

The common clock (CP) and master reset ( $\overline{MR}$ ) inputs load and reset (clear) all flip-flops simultaneously.

The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output ( $Q_n$ ) of the flip-flop.

All  $Q_n$  outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the  $\overline{MR}$  input.

The device is useful for applications where both the true and complement outputs are required and the clock and master reset are common to all storage elements.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25\text{ }^\circ\text{C}$ ;  $t_r = t_f = 6\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}$	propagation delay CP to $Q_n, \bar{Q}_n$ $\overline{MR}$ to $Q_n$	$C_L = 15\text{ pF}; V_{CC} = 5\text{ V}$	17	16	ns
			15	19	ns
$t_{PLH}$	propagation delay CP to $Q_n, \bar{Q}_n$ $\overline{MR}$ to $\bar{Q}_n$		17	16	ns
			15	16	ns
$f_{max}$	maximum clock frequency		83	54	MHz
$C_I$	input capacitance		3.5	3.5	pF
$C_{PD}$	power dissipation capacitance per flip-flop	notes 1 and 2	32	34	pF

### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = \text{GND to } V_{CC}$   
For HCT the condition is  $V_I = \text{GND to } V_{CC} - 1.5\text{ V}$

Quad D-type flip-flop with reset; positive-edge trigger




74HC/HCT175

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
74HC175N; 74HCT175N	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1
74HC175D; 74HCT175D	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC175DB; 74HCT175DB	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1
74HC175PW; 74HCT175PW	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	$\overline{MR}$	master reset input (active LOW)
2, 7, 10, 15	$Q_0$ to $Q_3$	flip-flop outputs
3, 6, 11, 14	$\overline{Q}_0$ to $\overline{Q}_3$	complementary flip-flop outputs
4, 5, 12, 13	$D_0$ to $D_3$	data inputs
8	GND	ground (0 V)
9	CP	clock input (LOW-to-HIGH, edge-triggered)
16	$V_{CC}$	positive supply voltage



Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175




Fig.4 Functional diagram.

FUNCTION TABLE

OPERATING MODES	INPUTS			OUTPUTS	
	$\overline{MR}$	CP	$D_n$	$Q_n$	$\overline{Q}_n$
reset (clear)	L	X	X	L	H
load "1"	H	$\uparrow$	h	H	L
load "0"	H	$\uparrow$	l	L	H

Note

- H = HIGH voltage level  
 h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition  
 L = LOW voltage level  
 l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition  
 $\uparrow$  = LOW-to-HIGH CP transition  
 X = don't care




Fig.5 Logic diagram.

## Quad D-type flip-flop with reset; positive-edge trigger

## 74HC/HCT175

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HC							V <sub>CC</sub> (V)	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub> , $\overline{Q}_n$		55 20 16	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{MR}$ to Q <sub>n</sub> , $\overline{Q}_n$		50 18 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.8
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.6
t <sub>w</sub>	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.6
t <sub>w</sub>	master reset pulse width LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.8
t <sub>rem</sub>	removal time $\overline{MR}$ to CP	5 5 5	-33 -12 -10		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig.8
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	80 16 14	3 1 1		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7
t <sub>h</sub>	hold time CP to D <sub>n</sub>	25 5 4	2 0 0		30 6 5		40 8 7		ns	2.0 4.5 6.0	Fig.7
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	25 75 89		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.6

## Quad D-type flip-flop with reset; positive-edge trigger

## 74HC/HCT175

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$\overline{MR}$	1.00
CP	0.60
D <sub>n</sub>	0.40

**AC CHARACTERISTICS FOR 74HCT**




GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
		74HCT								V <sub>CC</sub> (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub> , $\overline{Q}_n$		19	33		41		50	ns	4.5	Fig.6
t <sub>PHL</sub>	propagation delay $\overline{MR}$ to Q <sub>n</sub>		22	38		48		57	ns	4.5	Fig.8
t <sub>PLH</sub>	propagation delay $\overline{MR}$ to $\overline{Q}_n$		19	35		44		53	ns	4.5	Fig.8
t <sub>THL</sub> /t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.6
t <sub>W</sub>	clock pulse width HIGH or LOW	20	12		25		30		ns	4.5	Fig.6
t <sub>W</sub>	master reset pulse width LOW	20	11		25		30		ns	4.5	Fig.8
t <sub>rem</sub>	removal time MR to CP	5	-10		5		5		ns	4.5	Fig.8
t <sub>su</sub>	set-up time D <sub>n</sub> to CP	16	5		20		24		ns	4.5	Fig.7
t <sub>h</sub>	hold time CP to D <sub>n</sub>	5	0		5		5		ns	4.5	Fig.7
f <sub>max</sub>	maximum clock pulse frequency	25	49		20		17		MHz	4.5	Fig.6

Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

AC WAVEFORMS




Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.020	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT38-1	050G09	MO-001AE				92-10-02 95-01-19



Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT109-1	076E07S	MS-012AC			95-01-23 97-05-22

Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



**DIMENSIONS** (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT338-1		MO-150AC				94-01-14 95-02-04

Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT403-1		MO-153				94-07-12 95-04-04

## Quad D-type flip-flop with reset; positive-edge trigger

## 74HC/HCT175

**SOLDERING****Introduction**

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (order code 9398 652 90011).

**DIP****SOLDERING BY DIPPING OR BY WAVE**

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

**REPAIRING SOLDERED JOINTS**

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

**SO, SSOP and TSSOP****REFLOW SOLDERING**

Reflow soldering techniques are suitable for all SO, SSOP and TSSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method.

Typical reflow temperatures range from 215 to 250 °C. Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

**WAVE SOLDERING**

Wave soldering can be used for all SO packages. Wave soldering is **not** recommended for SSOP and TSSOP packages, because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering is used - **and cannot be avoided for SSOP and TSSOP packages** - the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

**Even with these conditions:**

- **Only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).**
- **Do not consider wave soldering TSSOP packages with 48 leads or more, that is TSSOP48 (SOT362-1) and TSSOP56 (SOT364-1).**

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Quad D-type flip-flop with reset; positive-edge trigger

74HC/HCT175

## REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally- opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## DEFINITIONS

<b>Data sheet status</b>	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
<b>Limiting values</b>	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
<b>Application information</b>	
Where application information is given, it is advisory and does not form part of the specification.	

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Information as of 2003-04-22

# 74HC175;74HCT175; quad D-type flip-flop with reset; positive- edge trigger

My.Semiconductors.COM.  
Your personal service from  
Philips Semiconductors.  
Please register now !

Use right mouse button to  
download datasheet

Download datasheet

Stay informed

[Products](#)

[MultiMarket  
Semiconductors](#)

[Product Selector](#)

[Catalog by  
Function](#)

[Catalog by  
System](#)

[Cross-reference](#)

[Packages](#)

[End of Life  
information](#)

[Distributors Go  
Here!](#)

[Models](#)

[SoC solutions](#)

<a href="#">General description</a>	<a href="#">Features</a>	<a href="#">Applications</a>	<a href="#">Datasheet</a>
<a href="#">Block diagram</a>	<a href="#">Buy online</a>	<a href="#">Support &amp; tools</a>	<a href="#">Email/translate</a>
<a href="#">Products &amp; packages</a>	<a href="#">Parametrics</a>	<a href="#">Similar products</a>	

## General description

The 74HC/HCT175 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT175 have four edge-triggered, D-type flip-flops with individual D inputs and both Q and Q outputs.

The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The state of each D inputone set-up time before the LOW-to-HIGH clock transitionis transferred to the corresponding output (Q<sub>n</sub>) of the flip-flop.

All Q<sub>n</sub> outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the MR input. The device is useful for applications where both the true and complement outputs are required and the clock and master reset are common to all storage elements.

## Features




- Four edge-triggered D flip-flops
- Output capability: standard
- I<sub>CC</sub> category: MSI

## Datasheet

<u>Type number</u>	<u>Title</u>	<u>Publication release date</u>	<u>Datasheet status</u>	<u>Page count</u>	<u>File size (kB)</u>	<u>Datasheet</u>
74HC175;74HCT175	quad D-type flip-flop with reset; positive-edge trigger	7/8/1998	Product specification	5	91	<a href="#">Download</a>

**Additional datasheet info**

To complete the device datasheet with package and family information, also download the following PDF files. The "Logic Package Information" document is required to determine in which package(s) this device is available.

Document	Description
1  <a href="#">HCT FAMILY SPECIFICATIONS</a>	HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications
2  <a href="#">HCT PACKAGE INFO</a>	HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package Information
3  <a href="#">HCT PACKAGE OUTLINES</a>	HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic Package Outlines

## □ Parametrics

Type number	Package	Description	Propagation Delay(ns)	Voltage	No. of Pins	Power Dissipation Considerations	Logic Switching Levels	Output Drive Capability
74HC175D	<a href="#">SOT109</a> (SO16)	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HC175DB	<a href="#">SOT338-1</a> (SSOP16)	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HC175N	<a href="#">SOT38-1</a> (DIP16)	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HC175PW	<a href="#">SOT403-1</a> (TSSOP16)	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low

74HCT175D	<a href="#">SOT109</a> (SO16)	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
74HCT175DB	<a href="#">SOT338-1</a> (SSOP16)	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
74HCT175N	<a href="#">SOT38-1</a> (DIP16)	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
74HCT175PW	<a href="#">SOT403-1</a> (TSSOP16)	Quad D-Type Flip-Flop with Reset; Positive-Edge Trigger; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low

## ▣ Products, packages, availability and ordering

<u>Type number</u>	<u>North American type number</u>	<u>Ordering code (12NC)</u>	<u>Marking/Packing info</u>	<u>Package</u>	<u>Device status</u>	<u>Buy online</u>
74HC175D	74HC175D	9337 145 80652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT109</a> (SO16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
	74HC175D-T	9337 145 80653	Standard Marking * Reel Pack, SMD, 13", CECC	<a href="#">SOT109</a> (SO16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
74HC175DB	74HC175DB	9351 873 90112	Standard Marking * Bulk Pack	<a href="#">SOT338-1</a> (SSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
	74HC175DB-T	9351 873 90118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT338-1</a> (SSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>



74HC175N	74HC175N	9336 694 40652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT38-1</a> (DIP16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
74HC175PW	74HC175PW	9351 745 60112	Standard Marking * Bulk Pack	<a href="#">SOT403-1</a> (TSSOP16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
	74HC175PW-T	9351 745 60118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT403-1</a> (TSSOP16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
74HCT175D	74HCT175D	9337 150 60652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT109</a> (SO16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
	74HCT175D-T	9337 150 60653	Standard Marking * Reel Pack, SMD, 13", CECC	<a href="#">SOT109</a> (SO16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
74HCT175DB	74HCT175DB	9351 885 90112	Standard Marking * Bulk Pack	<a href="#">SOT338-1</a> (SSOP16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
	74HCT175DB-T	9351 885 90118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT338-1</a> (SSOP16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
74HCT175N	74HCT175N	9336 700 70652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT38-1</a> (DIP16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
74HCT175PW	74HCT175PW	9351 889 70112	Standard Marking * Bulk Pack	<a href="#">SOT403-1</a> (TSSOP16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>
	74HCT175PW-T	9351 889 70118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT403-1</a> (TSSOP16)	Full production	<input type="text" value="order this"/> - <input type="text" value=""/>

Products in the above table are all in production. Some variants are discontinued; [click here](#) for information on these variants.

## ▣ Similar products

[74HC175;74HCT175](#) links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

## ▣ Support & tools

[HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications](#)(date 01-Mar-98)  
[HC/T User Guide](#)(date 01-Nov-97)

## □ Email/translate this product information

- [Email this product information.](#)
- Translate this product information page from English to:

The English language is the official language used at the [semiconductors.philips.com](http://semiconductors.philips.com) website and webpages. All translations on this website are created through the use of [Google Language Tools](#) and are provided for convenience purposes only. No rights can be derived from any translation on this website.

[About this Web Site](#)

| Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | [Privacy Policy](#) |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following [Terms of Use](#). |