
								F	REVISI	ONS										
LTR					[DESCR	RIPTIO	N					DA	ATE (YI	R-MO-I	DA)		APPF	ROVED	
A	Chan	nges in	accord	dance w	ith NO	R 5962	2-R329-	-97.					97-10-22				Monica L. Poelking		1	
В				dance w										08-1	0-22		Raymond L. Monnin			
										. A [a	itorial									
С				to MIL- ut. – tm		8535 a	ina upa	lated ap	ppenaix	(A. E0	itoriai			00-0)7-03		ivion	ICA L. F	Poelking	1
D	Corre MIL-I LTG	PRF-38	to acc 3535 ar	urately nd radia	describ ation ha	e devi ardness	ce func s assura	tion. U ance bo	Ipdate I oilerpla	boilerpl te para	ate to graphs	. -		07-0	9-17		Thor	mas M.	Hess	
				Ī					T	T			I	Ţ	I		-		T	
REV																				
SHEET	D	D	D	D	D	D	D	D	D	D	D									
	D 15	D 16	D 17	D 18	D 19	D 20	D 21	D 22	D 23	D 24	D 25									
SHEET	15			D 18 REV	19		D 21 D	1				D	D	D	D	D	D	D	D	D
SHEET REV SHEET	15			18	19		21	22	23	24	25	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14
SHEET REV SHEET REV STATUS	15			18 REV SHE	19	20	21 D	22 D	23 D	24 D	25 D						1			
SHEET REV SHEET REV STATUS OF SHEETS	15			18 REV SHE	19 / EET PAREC	20 BY	21 D	22 D	23 D	24 D	25 D 5	6	7	8	9	10	11	12	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		18 REV SHE PRE	19 / EET PAREC	20 D BY hanh V	21 D	22 D	23 D	24 D	25 D 5	6 EFEN	7 SE S	8 UPPL	9 Y CE	10	11 COL	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16 RD		18 REV SHE PRE	19 / EET PAREE TI	20 D BY hanh V	21 D 1	22 D 2	23 D	24 D	25 D 5	6 EFEN	7 SE SI	8	9 Y CE	10 NTEF O 432	11 R COL 218-3	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		18 REV SHE PRE	19 / EET PAREE TI	20 D BY hanh V	21 D	22 D 2	23 D	24 D	25 D 5	6 EFEN	7 SE SI	8 UPPL	9 Y CE	10 NTEF O 432	11 R COL 218-3	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA	NDAF OCIRC AWIN	RD CUIT G	17	18 REV SHE PRE	19 / EET PAREE TI	20 D BY hanh V BY hanh V	21 D 1	22 D 2	23 D	24 D 4	25 D 5	6 EFEN CC	SE SI DLUM http	UPPL IBUS, p://ww	9 Y CE , OHIO	NTEF O 432 ccc.dl	11 R COL 218-33 a.mil	12 LUMB 990	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L	NDAF OCIRC AWIN	RD CUIT G	17	18 REV SHE PRE	19 / PAREC TI CKED TI PROVE	20 D BY hanh V BY hanh V D BY	21 D 1	22 D 2 en	23 D	24 D 4	25 D 5	EFEN CO	SE SI DLUM http:	UPPLIBUS	y CE, OHIO	NTEF O 433 scc.dl	218-3: a.mil	12 LUMB 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L DEPA	NDAF OCIRC AWIN	RD CUIT G VAILAI	17	18 REV SHE PRE CHE	19 / EET PAREC TI CKED TI PROVE	20 D BY hanh V BY hanh V D BY	21 D 1 . Nguya	22 D 2 en	23 D	D 4	DI DI CROCOLATI	EFEN CO	SE SI DLUM http: UIT, [UPPLIBUS, D://ww	y CE, OHIO	NTER O 433 acc.dl	11 R COL 218-3: a.mil	LUMB 990	13 US	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L	NDAF OCIRC AWIN ING IS A JSE BY A ARTMEN INCIES (RD CUIT G	17	18 REV SHE PRE CHE	19 / EET PAREC TI CKED TI PROVE	20 D BY hanh V BY hanh V D BY	21 D 1	22 D 2 en	23 D	D 4 MIC RAI SYI	D 5 DIATINCHE	EFEN CO CIRCUION H	SE SI DLUM http UIT, I	UPPLIBUS, D://ww	Y CE, OHIO	NTEF O 432 Sec.dl	11 R COL 218-33 a.mil	LUMB 990	13 US	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L DEPA AND AGE	NDAF OCIRC AWIN ING IS A JSE BY A ARTMEN INCIES (RD CUIT G	17	18 REV SHE PRE CHE	19 / EET PAREC TI CKED TI PROVE	20 D BY hanh V BY hanh V D BY pnica L	21 D 1 . Nguya	22 D 2 en	23 D	D 4 MIC RAI SYI	D 5 DIATINCHE	EFEN CO CIRCUION H	SE SI DLUM http UIT, I	BUPPLIBUS, D://ww	Y CE, OHIO	NTEF O 432 Sec.dl	11 R COL 218-33 a.mil	LUMB 990	13 US	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L DEPA AND AGE DEPARTME	NDAF OCIRC AWIN ING IS A JSE BY A ARTMEN INCIES (RD CUIT G VAILAI ALL ITS OF THE DEFEN	17	18 REV SHE PRE CHE	19 / EET PAREC TI CKED TI PROVE	20 D BY hanh V BY hanh V D BY Dnica L APPRO	21 D 1 /. Nguyo /. Nguyo /. Nguyo DVAL E	22 D 2 en	23 D	D 4 MIC RAI SYI INP	D 5 DIATINCHE	EFEN CO CIRCI ION H RONG, MOI	SE SI DLUM http UIT, I	BUPPLIBUS, D://ww	Y CE, OHIO	NTEF O 432 Sec.dl	11 R COL 218-33 a.mil ANCE BINA	LUMB 990 ED CN RY	us MOS,	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR L DEPA AND AGE DEPARTME	INDAFOCIRO AWING ING IS A JSE BY A ARTMEN INCIES O	RD CUIT G VAILAI ALL ITS OF THE DEFEN	17	18 REV SHE PRE CHE	19 / EET PAREC TI CKED TI PROVE Mc	20 D BY hanh V BY hanh V D BY ponica L APPRO 95-1	21 D 1 /. Nguyo /. Nguyo /. Nguyo DVAL E	22 D 2 en	23 D	MIC RAI SYI INP	DI STATE OF THE PUTS	EFEN CO CIRCI ION I RONG , MOI	FE SI DLUM http:	BUPPLIBUS, D://ww	Y CE, OHIO	NTEF O 432 Sec.dl	11 R COL 218-33 a.mil ANCE BINA	LUMB 990	us MOS,	14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	ACTS161	Radiation hardened SOS, advanced CMOS,
02 1/	ACTS161-02	4-bit binary synchronous counter Radiation hardened SOS, advanced CMOS,
<u> </u>		4-bit binary synchronous counter

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>

Device requirements documentation

Μ

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	CDIP2-T16	16	Dual-in-line
X	CDFP4-F16	16	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

^{1/} Device type -02 is the same as device type -01 except that the device type -02 products are manufactured at an overseas wafer foundry. Device type -02 is used to positively identify, by marketing part number and by brand of the actual device, material that is supplied by an overseas foundry.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/	
Supply voltage range (V_{CC})	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Case outline X	
Thermal resistance, junction-to-ambient (θ_{JA}): Case outline E	
1.4 Recommended operating conditions. 2/3/	
Supply voltage range (V_{CC}) Input voltage range (V_{IN}) Output voltage range (V_{OUT}) Maximum low level input voltage (V_{IL}) Minimum high level input voltage (V_{IH}) Case operating temperature range (T_{C}). Maximum input rise or fall time at V_{CC} = 4.5 V (t_r , t_f)	
1.5 Radiation features.	
Total dose	

5/ Limits are guaranteed by design or process, but not production tested unless specified by the customer through the purchase order or contract.

STANDARD					
MICROCIRCUIT DRAWING					

SIZE A		5962-96716
	REVISION LEVEL D	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise specified, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C unless otherwise noted.

 $[\]underline{4}$ / If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is based on θ_{JA}) at the following rate:

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation or contract.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192- Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of this document is available online at http://www.astm.org/ or from ASTM International, P. O. Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
 - 3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
 - 3.2.6 <u>Irradiation test connections</u>. The irradiation test connections shall be as specified in table III.

MICROCIRCUIT DRAWING	Α		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 4

- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 40 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-96716
	REVISION LEVEL D	SHEET 5

TABLE IA. <u>Electrical performance characteristics</u>.

Test	Symbol	Test cond	Device	V_{CC}	Group A	Limit	s <u>2</u> /	Unit	
		$-55^{\circ}C \le T_{C}$ unless otherv		type		subgroups	Min	Max	
High level output voltage	V _{он} <u>3</u> /	For all inputs affect output under test $V_{IN} = 2.25 \text{ V or 0.}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu\text{A}$	3 V	All	4.5 V	1, 2, 3	4.40		V
			M, D, P, L, R, F <u>4</u> /	All		1	4.40		
		For all inputs affect output under test $V_{IN} = 2.75 \text{ V or } 0.6 \text{ For all other inputs}$ $V_{IN} = V_{CC} \text{ or GND}$ $I_{OH} = -50 \mu\text{A}$	3 V	All	5.5 V	1, 2, 3	5.40		
			M, D, P, L, R, F <u>4</u> /	All		1	5.40		
Low level output voltage	V _{OL} <u>3</u> /	For all inputs affect output under test $V_{\text{IN}} = 2.25 \text{ V}$ or 0. For all other inputs $V_{\text{IN}} = V_{\text{CC}}$ or GND $I_{\text{OL}} = 50 \mu\text{A}$	3 V	All	4.5 V	1, 2, 3		0.1	٧
			M, D, P, L, R, F <u>4</u> /	All		1		0.1	
		For all inputs affect output under test $V_{IN} = 2.75 \text{ V or } 0.00 \text{ For all other inputs}$ $V_{IN} = V_{CC} \text{ or GND}$ $I_{OL} = 50 \mu\text{A}$	3 V	All	5.5 V	1, 2, 3		0.1	
			M, D, P, L, R, F <u>4</u> /	All		1		0.1	
Input current high	I _{IH}	For input under tes For all other inputs	$t, V_{IN} = 5.5 V$	All	5.5 V	1		+0.5	μΑ
		$V_{IN} = V_{CC}$ or GND			·	2, 3		+1.0	
			M, D, P, L, R, F <u>4</u> /	All		1		+1.0	
Input current low	I _{IL}	For input under tes		All	5.5 V	1		-0.5	μА
		$V_{IN} = V_{CC}$ or GND				2, 3		-1.0	
			M, D, P, L, R, F <u>4</u> /	All		1		-1.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING

SIZE A		5962-96716
	REVISION LEVEL D	SHEET 6

		TABLE IA. Electrica	al performance char	acteristics	<u>s</u> - Contir	nued.			
Test	Symbol		ditions 1/	Device	V _{CC}	Group A	Limit	ts <u>2</u> /	Unit
			_C ≤ +125°C wise specified	type		subgroups	Min	Max	
Output current high (Source)	I _{ОН} <u>5</u> /	under test, $V_{IN} = 4$ For all other inputs	For all inputs affecting output under test, $V_{IN} = 4.5 \text{ V}$ or 0.0 V For all other inputs $V_{IN} = V_{CC}$ or GND $V_{OLIT} = 4.1 \text{ V}$		4.5 V	1	-12.0		mA
						2, 3	-8.0		
_			M, D, P, L, R, F <u>4</u> /	All		1	-8.0		
Output current low (Sink)	l _{OL} <u>5</u> /	under test, $V_{IN} = 4$ For all other inputs	For all inputs affecting output under test, $V_{IN} = 4.5 \text{ V}$ or 0.0 V For all other inputs $V_{IN} = V_{CC}$ or GND $V_{OUT} = 0.4 \text{ V}$		4.5 V	1	12.0		mA
						2, 3	8.0		
			M, D, P, L, R, F <u>4</u> /	All		1	8.0		
Quiescent supply current delta, TTL input levels	ΔI _{CC} <u>6</u> /	For input under test V _{IN} = V _{CC} - 2.1 V For all other inputs V _{IN} = V _{CC} or GND		All	5.5 V	1, 2, 3		1.0	mA
			M, D, P, L, R, F <u>4</u> /	All		1		1.0	
Quiescent supply	I _{CC}	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		20.0	μА
current						2, 3		400.0	
			M, D, P, L, R, F <u>4</u> /	All		1		400.0	
Input capacitance	C _{IN}	$V_{IH} = 5.0 \text{ V}, V_{IL} = 0$).0 V	All	5.0 V	4		10	pF
Power dissipation	C _{PD}	f = 1 MHz, see 4.4.	.1c	All	5.0 V	4		54	pF
capacitance	<u>7</u> /					5, 6		60	
Functional test	<u>8</u> /	$V_{IH} = 2.25 \text{ V}, V_{IL} =$	0.80 V	All	4.5 V	7, 8	L	Н	
		See 4.4.1b	M, D, P, L, R, F <u>4</u> /	All		7	L	Н	

See footnote at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 7

TABLE IA. <u>Electrical performance characteristics</u> - Continued.									
Test	Symbol	Test con	Device	V _{CC}	Group A	Limit	ts <u>2</u> /	Unit	
		-55°C ≤ T ₀ unless otherv	vise specified	type		subgroups	Min	Max	
Propagation delay time, CP to Qn	t _{PHL1} <u>9</u> /	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$ See figure 4		All	4.5 V	9	2.0	19.0	ns
						10, 11	2.0	23.0	
			M, D, P, L, R, F <u>4</u> /	All		9	2.0	23.0	
	t _{PLH1} <u>9</u> /	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$ See figure 4		All	4.5 V	9	2.0	16.0	
						10, 11	2.0	18.0	
			M, D, P, L, R, F <u>4</u> /	All		9	2.0	18.0	
Propagation delay	t _{PHL2}	C _L = 50 pF		All	4.5 V	9	2.0	21.0	ns
time, CP to TC	<u>9</u> /	$R_L = 500\Omega$ See figure 4				10, 11	2.0	24.0	
			M, D, P, L, R, F <u>4</u> /	All		9	2.0	24.0	
	t _{PLH2}	C _L = 50 pF		All	4.5 V	9	2.0	21.0	
	<u>9</u> /	$R_L = 500\Omega$ See figure 4				10, 11	2.0	23.0	
			M, D, P, L, R, F <u>4</u> /	All		9	2.0	23.0	
Propagation delay	t _{PHL3} ,	C _L = 50 pF		All	4.5 V	9	2.0	14.0	ns
time, TE to TC	t _{PLH3} <u>9</u> /	$R_L = 500\Omega$ See figure 4				10, 11	2.0	16.0	
			M, D, P, L, R, F <u>4</u> /	All		9	2.0	16.0	
Propagation delay	t _{PHL4}	C _L = 50 pF		All	4.5 V	9	2.0	19.0	ns
time, MR to Qn	<u>9</u> /	$R_L = 500\Omega$ See figure 4				10, 11	2.0	23.0	
			M, D, P, L, R, F <u>4</u> /	All		9	2.0	23.0	
Propagation delay	t _{PHL5}	C _L = 50 pF		All	4.5 V	9	2.0	21.0	ns
time, \overline{MR} to TC	<u>9</u> /	$R_L = 500\Omega$ See figure 4				10, 11	2.0	25.0	
			M, D, P, L, R, F <u>4</u> /	All		9	2.0	25.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 8

		TABLE IA. Electrica	al performance char	acteristics	s - Contir	nued.				
Test	Symbol	Test conditions $\underline{1}/$ -55°C \leq T _C \leq +125°C		Device type	V _{CC}		Group A subgroups	Limit	ts <u>2</u> /	Unit
			vise specified	туре		subgroups	Min	Max		
Output transition time	t _{THL} , t _{TLH}	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$		All	4.5 V	9	1.0	11.0	ns	
une	9/ <u>10</u> /	See figure 4				10, 11	1.0	12.0		
			M, D, P, L, R, F <u>4</u> /	All		9	1.0	12.0		
Maximum clock frequency	f _{MAX} 10/	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$		All	4.5 V	9	50.0		MHz	
	10/	See figure 4				10, 11	35.0			
Setup time, high or low, Pn to CP	t _{s1} 10/			All	4.5 V	9	10.0		ns	
	10/					10, 11	10.0			
Setup time, high or low, PE or TE to	t _{s2} 10/			All	4.5 V	9	10.0		ns	
CP CP	10/					10, 11	10.0			
Setup time, high or low, SPE to CP	t _{s3}			All	4.5 V	9	10.0		ns	
iow, SPE to CP	<u>10</u> /					10, 11	10.0			
Hold time, high or low, Pn to CP	t _{h1} 10/			All	4.5 V	9	0.0		ns	
						10, 11	0.0			
Hold time, high or low, PE or TE to CP	t _{h2} 10/			All	4.5 V	9 10, 11	0.0		ns	
Hold time, high or	t _{h3}			All	4.5 V	9	0.0		ns	
low, SPE to CP	<u>10</u> /					10, 11	0.0			
CP pulse width, high or low	t _{w1} <u>10</u> /			All	4.5 V	9 10, 11	5.0 5.0		ns	
MR pulse width,	t _{w2}			All	4.5 V	9	5.0		ns	
low	<u>10</u> /					10, 11	5.0			
Recovery time, MR to CP	t _{REC} 10/			All	4.5 V	9	10.0		ns	
	Ц			<u> </u>		10, 11	10.0		<u> </u>	

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 9

TABLE IA. Electrical performance characteristics - Continued.

- 1/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{CC} and ΔI_{CC} tests, the output terminals shall be open. When performing the I_{CC} and ΔI_{CC} tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 2/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 3/ Due to the tester noise at $T_C = -55^{\circ}C$, V_{IH} is increased 200 mV.
- 4/ RHA devices supplied to this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, this device is only tested at the 'F' level. Pre and Post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25$ °C.
- 5/ Force/Measure functions may be interchanged.
- 6/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.0 mA; and the preferred method and limits are guaranteed. For the preferred method, a minimum of one input shall be tested. All other inputs shall be guaranteed, if not tested, to the limits specified in table IA herein.
- Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and current consumption (I_S). Where $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$

f is the frequency of the input signal; n is the number of device inputs at TTL levels; and d is the duty cycle of the input signal.

- 8/ The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For V_{OUT} measurements, L ≤ 0.5 V and H ≥ 4.0 V.
- 9/ AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V. For propagation delay tests, all paths must be tested.
- 10/ This parameter is guaranteed but not tested. This parameter is characterized upon initial design or process changes which affect this characteristic.

TABLE IB. SEP test limits. 1/ 2/

Device type	T _A = Temperature ± 10°C	V _{CC} =	= 4.5 V	Bias for latch-up test V _{CC} = 5.5 V
		Effective LET no upsets [MeV/(mg/cm²)]	Maximum device cross section	no latch-up LET = <u>3</u> / <u>4</u> /
All	+25°C	LET ≥ 100	6 x 10 ⁻⁹ cm ² /bit	≥ 120

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Worst case temperature is $T_A \ge +125$ °C.
- 4/ Tested to an LET of ≥ 120 MeV/(mg/cm²), with no latch-up (SEL).

STANDARD						
MICROCIRCUIT DRAWING						

SIZE A		5962-96716
	REVISION LEVEL D	SHEET 10

Device type	All							
Case outlines		E and X						
Terminal number	Terminal symbol	Terminal symbol						
1	MR	9	SPE					
2	СР	10	TE					
3	P0	11	Q3					
4	P1	12	Q2					
5	P2	13	Q1					
6	P3	14	Q0					
7	PE	15	TC					
8	GND	16	V _{CC}					


FIGURE 1. Terminal connections.

Operating Mode		Inputs						Outputs	
	MR	СР	PE	TE	SPE	Pn	Qn	TC	
Reset (Clear)	L	Х	Х	Х	Х	Х	L	L	
Parallel load	Н	↑	Х	Х	1	1	L	L	
	Н	↑	Х	Х	I	h	Н	<u>1</u> /	
Count	Н	↑	h	h	h <u>3</u> /	Х	Count	<u>1</u> /	
Inhibit	Н	Х	l <u>2</u> /	Х	h <u>3</u> /	Х	qn	<u>1</u> /	
	Н	Х	Х	l <u>2</u> /	h <u>3</u> /	Х	qn	L	

- 1/ The TC output is high when TE is high and the counter is at terminal count (HHHH).
- The high-to-low transition of PE or TE should only occur while CP is high for conventional operation.
- 3/ The low-to-high transition of SPE should only occur while CP is high for conventional operation.
- H = High voltage level
- L = Low voltage level
- h = High voltage level one setup time prior to the low-to-high clock transition
- I = Low voltage level one setup time prior to the low-to-high clock transition
- X = Don't care
- q = Lower case letters indicate the state of the referenced output prior to the low-to-high clock transition
- ↑ = Low-to-high clock transition

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	11







FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 13



NOTES:

- 1. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 2. $R_L = 500\Omega$ or equivalent.
- 3. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$ 3.0 ns; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	14

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
 - c. Subgroup 4 (C_{IN} and C_{PD} measurement) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. For C_{IN} and C_{PD} the tests shall be sufficient to validate the limits defined in table IA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	15

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord MIL-PRF-38	ance with
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	1, 7, 9
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroup 1 and 7.
 2/ PDA applies to subgroups 1, 7, 9 and deltas.
 3/ Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters (see table IA).

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameters <u>1</u> /	Delta limits
Icc	±4 μA
I _{OL} /I _{OH}	±15%

^{1/} These parameters shall be recorded before and after the required burn-in and life test to determine delta limits.

TABLE III. Irradiation test connections. 1/

Open	Ground	V _{CC} = 5 V ±0.5 V
11, 12, 13, 14, 15	8	1, 2, 3, 4, 5, 6, 7, 9, 10, 16

 $\underline{1}/$ Each pin except V_{CC} and GND will have a series resistor of 47K Ω ±5%, for irradiation testing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	16

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein.
- 4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25° C $\pm 5^{\circ}$ C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. When required by the customer, dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. When required by the customer, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.
 - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535. Device parameters that influence upset immunity shall be monitored at the wafer level in accordance with the wafer level hardness assurance plan and MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	17

- 4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be performed on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test 4 devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le \text{angle} \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 microns in silicon.
 - e. The upset test temperature shall be $+25^{\circ}$ C. The latchup test temperature shall be at the maximum rated operating temperature $\pm 10^{\circ}$ C.
 - f. Bias conditions shall be $V_{CC} = 4.5 \text{ V}$ dc for the upset measurements and $V_{CC} = 5.5 \text{ V}$ dc for the latchup measurements.
 - g. For SEP test limits, see table IB herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-96716
	REVISION LEVEL D	SHEET 18

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latchup (SEP).


STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-96716
	REVISION LEVEL D	SHEET 19

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

A.1.2 PIN. The PIN is as shown in the following example:



A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	ACTS161	Radiation hardened, SOS, advanced CMOS, 4-bit binary synchronous counter, TTL compatible inputs.
02	ACTS161-02	Radiation hardened, SOS, advanced CMOS, 4-bit binary synchronous counter, TTL compatible inputs.

A.1.2.3 Device class designator.

Device class

Device requirements documentation

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535.

STANDARD			
MICROCIRCUIT DRAWING			

SIZE A		5962-96716
	REVISION LEVEL D	SHEET 20

A.1.2.4 <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die types</u> <u>Figure number</u>

01, 02 A-1

A.1.2.4.2 Die bonding pad locations and electrical functions.

<u>Die types</u> <u>Figure number</u>

01, 02 A-1

A.1.2.4.3 Interface materials.

<u>Die types</u> <u>Figure number</u>

01, 02 A-1

A.1.2.4.4 Assembly related information.

<u>Die types</u> <u>Figure number</u>

01, 02 A-1

A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.

A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD			
MICROCIRCUIT DRAWING			

SIZE A		5962-96716
	REVISION LEVEL D	SHEET 21

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standard, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.
 - A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
 - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
 - A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and figure A-1.
 - A.3.2.5 Truth table. The truth table shall be as defined in paragraph 3.2.3 herein.
 - A.3.2.6 Irradiation test connections. The irradiation test connections shall be as defined within paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 22

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4. VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
 - a. Wafer Lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
 - b. 100% wafer probe (see paragraph A.3.4 herein).
 - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5. DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be in accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6. NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, P.O. Box 3990, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 23


APPENDIX A FORMS A PART OF SMD 5962-96716

Die bonding pad locations and electrical functions.

Die physical dimensions.

Die size: 2240 x 2240 microns

Die thickness: 21 ± 2 mils



Note: Pad numbers reflect terminal numbers when placed in case outlines E and X (see figure 1).

FIGURE A-1. Die bonding pad locations and electrical functions.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96716
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 24

Interface materials.

Device 01

 Metal 1:
 AISiCu
 7.5kA ±0.75kA

 Metal 2 (Top):
 AISiCu
 10.0kA ±1.0kA

Device 02

Metal 1: AISi 7.0kA \pm 1.0kA Metal 2 (Top): AISi 10.0kA \pm 1.0kA 10.0kA

Backside metallization: None

Glassivation.

Device 01

Type: PSG

Thickness: $8.0kA \pm 1.0kA$

Device 02

Type: PSG

Thickness: $13.0kA \pm 1.5kA$

Substrate: Silicon on Sapphire (SOS)

Assembly related information.

Substrate potential: Insulator

Special assembly instructions: Bond pad #16 (V_{CC}) first

FIGURE A-1. <u>Die bonding pad locations and electrical functions</u> – Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 SIZE A 5962-96716 REVISION LEVEL D SHEET 25

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-09-17

Approved sources of supply for SMD 5962-96716 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962F9671601VEC	34371	ACTS161DMSR
5962F9671601VXC	34371	ACTS161KMSR
5962F9671601V9A	<u>3</u> /	ACTS161HMSR
5962F9671602VEC	<u>3</u> /	ACTS161DMSR-02
5962F9671602VXC	<u>3</u> /	ACTS161KMSR-02
5962F9671602V9A	<u>3</u> /	ACTS161HMSR-02

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number

Vendor name and address

34371

Intersil Corporation 1650 Robert J. Conlan Blvd Palm Bay, FL 32905

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.