

ATT7C161 ATT7C162

High-Speed CMOS SRAM 64 Kbit (16K x 4), Separate I/O

Features

- High speed — 10 ns maximum access time
- Separate I/O and transparent write (ATT7C161) or high-impedance write (ATT7C162)
- Automatic powerdown during long cycles
- Advanced CMOS technology
- Data retention at 2 V for battery backup operation
- Plug-compatible with IDT71981/71982 and CY7C161/162
- Low-power operation
 - Active: 500 mW typical at 25 ns
 - Standby: 500 μ W typical
- Package styles available:
 - 28-pin, plastic DIP
 - 28-pin, plastic SOJ (J-lead)

Description

The ATT7C161 and ATT7C162 devices are high-performance, low-power, CMOS static RAMs organized as 16,384 words by 4 bits per word. Data-in and data-out pins are separate. Parts are available in four speeds with worst-case access times from 10 ns to 20 ns.

Inputs and outputs are TTL compatible. Operation is from a single 5 V power supply. Power consumption is 500 mW (typical) at 25 ns. Dissipation drops to 75 mW (typical) when the memory is deselected (enable is high).

Two standby modes are available. Automatic powerdown during long cycles reduces power consumption during periods when the memory is deselected, or during read or write accesses that are longer than the minimum access time. In addition, data can be retained in inactive storage with a supply voltage as low as 2 V. The ATT7C161 and ATT7C162 devices consume only 30 μ W at 3 V (typical), thereby allowing effective battery backup operation.

Pin Information




Figure 1. Block Diagram




Figure 2. Pin Diagram

Table 1. Pin Descriptions

Pin	Function
A0—A13	Address
I0—I3	Data Input
O0—O3	Data Output
CE1 and CE2	Chip Enable
WE	Write Enable
OE	Output Enable
GND	Ground
Vcc	Power

Functional Description

The ATT7C161 and ATT7C162 devices provide asynchronous (unlocked) operation with matching access and cycle times. Two active-low chip enables and a 3-state output bus with a separate output enable simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A13. Reading from a designated location is accomplished by presenting an address and then taking CE1 and CE2 low while WE remains high. The data in the addressed memory location then appears on the data-out pins within one access time. When CE1, CE2, or OE is high or WE is low

(ATT7C162 only), the output pin stays in a high-impedance state.

Writing to an addressed location is accomplished when the CE1, CE2, and WE inputs are all low. Any of these signals can be used to terminate the write operation. Data-in and data-out signals have the same polarity.

Latch-up and static discharge protection are provided on-chip. The ATT7C161 and ATT7C162 devices can withstand an injection of up to 200 mA on any pin without damage.

Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T _{stg}	-65	150	°C
Operating Ambient Temperature	T _A	-55	125	°C
Supply Voltage with Respect to Ground	V _{CC}	-0.5	7.0	V
Input Signal with Respect to Ground	—	-3.0	7.0	V
Signal Applied to High-impedance Output	—	-3.0	7.0	V
Output Current into Low Outputs	—	—	25	mA
Latch-up Current	—	>200	—	mA

Recommended Operating Conditions

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation	0 °C to 70 °C	4.5 V ≤ V _{CC} ≤ 5.5 V
Data Retention	0 °C to 70 °C	2.0 V ≤ V _{CC} ≤ 5.5 V

Truth Tables

Table 2. Truth Table for the ATT7C161

CE1	CE2	WE	OE	Outputs	Inputs	Mode
H	X	X	X	High Z	X	Deselect/Powerdown
X	H	X	X	High Z	X	Deselect/Powerdown
L	L	H	L	Data Out	X	Read
L	L	L	L	Data In	Data In	Write
L	L	L	H	High Z	Data In	Write
L	L	H	H	High Z	X	Output Disabled

Truth Tables (continued)

Table 3. Truth Table for the ATT7C162

$\overline{CE1}$	$\overline{CE2}$	\overline{WE}	\overline{OE}	Outputs	Inputs	Mode
H	X	X	X	High Z	X	Deselect/Powerdown
X	H	X	X	High Z	X	Deselect/Powerdown
L	L	H	L	Data Out	X	Read
L	L	L	X	High Z	Data In	Write
L	L	H	H	High Z	X	Output Disabled

Electrical Characteristics

Over all Recommended Operating Conditions

Table 4. General Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Voltage: High	V_{OH}	$I_{OH} = -4.0 \text{ mA}$, $V_{CC} = 4.5 \text{ V}$	2.4	—	—	V
Low	V_{OL}	$I_{OL} = 8.0 \text{ mA}$	—	—	0.4	V
Input Voltage: High	V_{IH}	—	2.2	—	$V_{CC} + 0.3$	V
Low ¹	V_{IL}	—	-3.0	—	0.8	V
Input Current	I_{IX}	$\text{Ground} \leq V_I \leq V_{CC}$	-10	—	10	μA
Output Leakage Current	I_{OZ}	$\text{Ground} \leq V_O \leq V_{CC}$, $\overline{CE} = V_{CC}$	-10	—	10	μA
Output Short Current	I_{OS}	$V_O = \text{Ground}$, $V_{CC} = \text{Max}^2$	—	—	-350	mA
V_{CC} Current: Inactive ³	I_{CC2}	—	—	15	30	mA
Standby ⁴	I_{CC3}	—	—	100	500	μA
DR Mode	I_{CC4}	$V_{CC} = 2.0 \text{ V}^5$	—	10	250	μA
Capacitance: Input (Except $\overline{CE2}$)	C_I	$T_A = 25 \text{ }^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$	—	—	7	pF
Input ($\overline{CE2}$)	C_I	—	—	—	9	pF
Output	C_O	Test frequency = 1 MHz ⁶	—	—	7	pF

1. This device provides hard clamping of transient undershoot. Input levels below ground are clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond-wire fusing constraints.
2. Duration of the output short-circuit should not exceed 30 s.
3. Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously disabled, i.e., $\overline{CE1}$ or $\overline{CE2} \geq V_{IH}$.
4. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{CE1}$ or $\overline{CE2} = V_{CC}$. Input levels are within 0.2 V of V_{CC} or ground.
5. Data retention operation requires that V_{CC} never drops below 2.0 V. $\overline{CE1}$ or $\overline{CE2}$ must be $\geq V_{CC} - 0.2 \text{ V}$. For all other inputs, $V_{IN} \geq V_{CC} - 0.2 \text{ V}$ or $V_{IN} < 0.2 \text{ V}$ is required to ensure full powerdown.
6. This parameter is not 100% tested.

Table 5. Electrical Characteristics by Speed

Parameter	Symbol	Test Condition	Speed (ns)					Unit
			25	20	15	12	10	
Max V_{CC} Current, Active	I_{CC1}	*	100	125	160	190	205	mA

* Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e., $\overline{CE1}$, and $\overline{CE2}$, and $\overline{WE} \leq V_{IL}$. Input pulse levels are 0 V to 3.0 V. Max I_{CC} shown applies over the active operating temperature range.

Timing Characteristics

Table 6. Read Cycle^{1, 2, 3, 4}

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 9), and output loading for specified I_{OL} and I_{OH} +30 pF (see Figure 8A).

Symbol	Parameter	Speed (ns)									
		25		20		15		12		10	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t _{ADXAD} X, t _{CE} CEH	Read-cycle Time	25	—	20	—	15	—	12	—	10	—
t _{AD} XDOV	Address Change to Output Valid ^{5, 6}	—	25	—	20	—	15	—	12	—	10
t _{AD} XDOX	Address Change to Output Change	3	—	3	—	3	—	3	—	3	—
t _{CE} LD _{OV}	Chip Enable Low to Output Valid ^{5, 7}	—	25	—	20	—	15	—	12	—	10
t _{CE} LD _{OZ}	Chip Enable Low to Output Low-Z ^{8, 9}	3	—	3	—	3	—	3	—	3	—
t _{CE} HDOZ	Chip Enable High to Output High-Z ^{8, 9}	—	10	—	8	—	8	—	5	—	4
t _{OE} LD _{OV}	Output Enable Low to Output Valid	—	12	—	10	—	8	—	6	—	5
t _{OE} LD _{OZ}	Output Enable Low to Output Low-Z ^{8, 9}	0	—	0	—	0	—	0	—	0	—
t _{OE} HDOZ	Output Enable High to Output High-Z ^{8, 9}	—	10	—	8	—	5	—	5	—	4
t _{CE} LICH, t _{AD} XICH	Chip Enable Low or Address Change to Powerup ^{10, 11}	0	—	0	—	0	—	0	—	0	—
t _{IC} HICL	Powerup to Powerdown ^{10, 11}	—	25	—	20	—	20	—	20	—	18

- Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, t_{AD}XWEH (Table 7) is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- All address timings are referenced from the last valid address line to the first transitioning address line.
- $\overline{CE1}$, $\overline{CE2}$, or \overline{WE} must be high during address transitions.
- This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A 0.01 μF high-frequency capacitor is also required between V_{CC} and ground. To avoid signal reflections, proper terminations must be used.
- \overline{WE} is high for the read cycle.
- The chip is continuously selected ($\overline{CE1}$ and $\overline{CE2}$ low).
- All address lines are valid prior to or coincident with the later of $\overline{CE1}$ or $\overline{CE2}$ transition to low.
- At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 8B. This parameter is sampled and not 100% tested.
- This parameter is not 100% tested.
- Powerup from I_{CC2} to I_{CC1} occurs as a result of any of the following conditions: (1) falling edge of $\overline{CE1}$ and $\overline{CE2}$, (2) falling edge of \overline{WE} ($\overline{CE1}$ and $\overline{CE2}$ active), (3) transition on any address line ($\overline{CE1}$ and $\overline{CE2}$ active), or (4) transition on any data line ($\overline{CE1}$, $\overline{CE2}$, and \overline{WE} active). The device automatically powers down from I_{CC1} to I_{CC2} after CHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Timing Characteristics (continued)

Table 7. Write Cycle^{1, 2, 3, 4} (See Figures 5, 6, and 7.)


Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 9), and output loading for specified IOL and IOH +30 pF (see Figure 8A).

Symbol	Parameter	Speed (ns)									
		25		20		15		12		10	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tADXADX	Write-cycle Time	20	—	20	—	15	—	12	—	10	—
tCELWEH	Chip Enable Low to End of Write	15	—	15	—	12	—	10	—	8	—
tADXWEX or tADXWEL	Address Change to Beginning of Write	0	—	0	—	0	—	0	—	0	—
tADXWEH, tADXCEH	Address Change to End of Write	15	—	15	—	12	—	10	—	8	—
tWEHADX, tCEHADX	End of Write to Address Change	0	—	0	—	0	—	0	—	0	—
tWELWEH	Write Enable Low to End of Write	15	—	15	—	12	—	10	—	8	—
tDIVWEH or tDIVCEH	Data Valid to End of Write	10	—	10	—	7	—	6	—	5	—
tWEHDIV or tWEHDIX	End of Write to Data Change	0	—	0	—	0	—	0	—	0	—
tWEHDOZ	Write Enable High to Output Low-Z ^{5, 6}	0	—	0	—	0	—	0	—	0	—
tWELDOZ	Write Enable Low to Output High-Z ^{5, 6}	—	7	—	7	—	5	—	4	—	4
tCELICH	Chip Enable Low to Powerup ^{7, 8}	0	—	0	—	0	—	0	—	0	—
tWELICH	Write Enable Low to Powerup ^{7, 8}	0	—	0	—	0	—	0	—	0	—
tWELDOX	Write Enable Low to Output Change	—	20	—	15	—	15	—	12	—	10
tDIXDOX	Data Change to Output Change	—	20	—	15	—	15	—	12	—	10
tCEHVCL	Chip Enable High to Data Retention ⁷	0	—	0	—	0	—	0	—	0	—
tICHICL	Powerup to Powerdown	—	25	—	20	—	20	—	20	—	18

- Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tADXWEH is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- All address timings are referenced from the last valid address line to the first transitioning address line.
- CE1, CE2, or WE must be high during address transitions.
- This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 μF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 8. This parameter is sampled and not 100% tested.
- This parameter is not 100% tested.
- Powerup from Icc2 to Icc1 occurs as a result of any of the following conditions: (1) falling edge of CE1 and CE2, (2) falling edge of WE (CE1 and CE2 active), (3) transition on any address line (CE1 and CE2 active), or (4) transition on any data line (CE1, CE2, and WE active). The device automatically powers down from Icc1 to Icc2 after tICHICL has elapsed from any of the prior conditions. This means that power dissipation is dependent only on cycle rate, not on chip-select pulse width.


Timing Characteristics (continued)

Timing Diagrams



Notes:
 WE is high for the read cycle.
 The chip is continuously selected (CE1 and CE2 low).


Figure 3. Read Cycle — Address-Controlled



Notes:
 WE is high for the read cycle.
 All address lines are valid prior to or coincident with the later of CE1 or CE2 transition to low.

Figure 4. Read Cycle — CE / OE -Controlled

Timing Characteristics (continued)



Notes:


The internal write cycle of the memory is defined by the overlap of $\overline{CE1}$ and $\overline{CE2}$ low and \overline{WE} low. All three signals must be low to initiate a write. Any signal can terminate a write by going high. The address, data, and control input setup and hold times should be referred to the signal that falls last or rises first.

If \overline{WE} goes low before or concurrent with the later of $\overline{CE1}$ or $\overline{CE2}$ going low, the output remains in a high-impedance state.

If $\overline{CE1}$ or $\overline{CE2}$ goes high before or concurrent with \overline{WE} going high, the output remains in a high-impedance state.

Powerup from I_{CC2} to I_{CC1} occurs as a result of any of the following conditions: (1) falling edge of $\overline{CE1}$ and $\overline{CE2}$, (2) falling edge of \overline{WE} ($\overline{CE1}$ and $\overline{CE2}$ active), (3) transition on any address line ($\overline{CE1}$ and $\overline{CE2}$ active), or (4) transition on any data line ($\overline{CE1}$, $\overline{CE2}$, and \overline{WE} active). The device automatically powers down from I_{CC1} to I_{CC2} after t_{ICHICL} has elapsed from any of the prior conditions. This means that power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 5. Write Cycle — \overline{WE} -Controlled



Notes:

The internal write cycle of the memory is defined by the overlap of $\overline{CE1}$ and $\overline{CE2}$ low and \overline{WE} low. All three signals must be low to initiate a write. Any signal can terminate a write by going high. The address, data, and control input setup and hold times should be referred to the signal that falls last or rises first.

If \overline{WE} goes low before or concurrent with the later of $\overline{CE1}$ or $\overline{CE2}$ going low, the output remains in a high-impedance state.

If $\overline{CE1}$ or $\overline{CE2}$ goes high before or concurrent with \overline{WE} going high, the output remains in a high-impedance state.

Powerup from I_{CC2} to I_{CC1} occurs as a result of any of the following conditions: (1) falling edge of $\overline{CE1}$ and $\overline{CE2}$, (2) falling edge of \overline{WE} ($\overline{CE1}$ and $\overline{CE2}$ active), (3) transition on any address line ($\overline{CE1}$ and $\overline{CE2}$ active), or (4) transition on any data line ($\overline{CE1}$, $\overline{CE2}$, and \overline{WE} active). The device automatically powers down from I_{CC1} to I_{CC2} after t_{ICHICL} has elapsed from any of the prior conditions. This means that power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 6. Write Cycle — \overline{CE} -Controlled

Timing Characteristics (continued)





Figure 7. Data Retention



A. Output Loading for I_{OL} and I_{OH} +30 pF

B. Output Loading for I_{OL} and I_{OH} +5 pF

Figure 8. Test Loads





Figure 9. Transition Times

Outline Diagrams

28-Pin, Plastic DIP


Dimensions are in inches and (millimeters).




Outline Diagrams (continued)

28-Pin, Plastic SOJ

Dimensions are in inches and (millimeters).



Ordering Information



ATT7C161

Operating Range 0 °C to 70 °C

Package Style	Performance Speed				
	25 ns	20 ns	15 ns	12 ns	10 ns
28-Pin, Plastic DIP	ATT7C161P-25	ATT7C161P-20	ATT7C161P-15	ATT7C161P-12	ATT7C161P-10
28-Pin, Plastic SOJ	ATT7C161J-25	ATT7C161J-20	ATT7C161J-15	ATT7C161J-12	ATT7C161J-10

ATT7C162

Operating Range 0 °C to 70 °C

Package Style	Performance Speed				
	25 ns	20 ns	15 ns	12 ns	10 ns
28-Pin, Plastic DIP	ATT7C162P-25	ATT7C162P-20	ATT7C162P-15	ATT7C162P-12	ATT7C162P-10
28-Pin, Plastic SOJ	ATT7C162J-25	ATT7C162J-20	ATT7C162J-15	ATT7C162J-12	ATT7C162J-10

For additional information, contact your AT&T Account Manager or the following:

U.S.A.: AT&T Microelectronics, Dept. AL-520404200, 555 Union Boulevard, Allentown, PA 18103

1-800-372-2447, FAX 215-778-4106 (In CANADA: 1-800-553-2448, FAX 215-778-4106)

EUROPE: AT&T Microelectronics, AT&T Deutschland GmbH, Bahnhofstr. 27A, D-8043 Unterfoehring, Germany

Tel. (49) 89 95086-0, FAX (49) 89 95086-333

ASIA PACIFIC: AT&T Microelectronics Asia/Pacific, 14 Science Park Drive, #03-02A/04 The Maxwell, Singapore 0511

Tel. (65) 778-8833, FAX (65) 777-7495, Telex RS 42898 ATTM

JAPAN: AT&T Microelectronics, AT&T Japan Ltd., 31-11, Yoyogi 1-chome, Shibuya-ku, Tokyo 151, Japan

Tel. (03) 5371-2700, FAX (03) 5371-3556

SPAIN: AT&T Microelectronica de España, Poligono Industrial de Tres Cantos (Zona Oeste), 28770 Colmenar Viejo, Madrid, Spain

Tel. (34) 1-8071441, FAX (34) 1-8071420

AT&T reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Copyright © 1992 AT&T
All Rights Reserved
Printed in U.S.A.

March 1992
DS91-124MMOS (Replaces DS91-020MMOS)

