2 Megabit

 $(256K \times 8)$ 

**Erasable** 

**CMOS** 

**EPROM** 

UV

Low Voltage

### **Features**

- Wide Power Supply Range, 3.0 V to 5.5 V
- Fast Read Access Time 150 ns
- Compatible with JEDEC Standard AT27C020
- Low Power 3.3-Volt CMOS Operation
  - 20 μA max. Standby
  - 29 mW max. Active at 5 MHz for V<sub>CC</sub> = 3.6 V
  - 138 mW max. Active at 5 MHz for V<sub>CC</sub> = 5.5 V
  - Wide Selection of JEDEC Standard Packages 32-Lead 600-mil PDIP and Cerdip
    - 02-Lead 000-IIII FDIF
    - 32-Pad PLCC and LCC 32-Lead TSOP
  - High Reliability CMOS Technology
    - 2000 V ESD Protection
- 200 mA Latchup Immunity
- Rapid Programming 100 μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

## **Description**

The AT27LV020 chip is a low power, low voltage 2,097,152 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized as 256K x 8 bits. It requires only one supply in the range of 3.0 to 5.5 V in normal read mode operation, making it ideal for portable systems.

With a typical power draw of only 10 mW at 1 MHz and  $V_{CC}$  at 3.3 V, the AT27LV020 draws less than one-fifth the power of a standard 5-V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3.3 V. (continued)


## **Pin Configurations**

Pin Name	Function
A0-A17	Addresses
00-07	Outputs
CE	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe

### CDIP, PDIP Top View

VPP 0 0 0 A16 A15 A12 A6 A6 A5 A4 D	1 2 3 4 5 6 7 8	32 31 30 29 28 27 26 25 24	VCC PGM A17 A14 A13 A8 A9
A3 A2 A1 A0 O0 O1 O2 OND GND	9 10 11 12 13 14 15	24 23 22 21 20 19 18 17	D VCC PGM A17 A14 A13 A8 A9 A11 OE O7 O6 O7 O6 O7 O6 O7 O7 O7 O7 O7 O7 O7 O7 O7 O7 O7 O7 O7

### LCC, PLCC Top View



### TSOP Top View **Type 1**

A11	6	1 .	32		Ъ		ŌĒ
A8 A9 E	10	<sub>2</sub> 2	30	31	R	A10	OE CE
	4	-		29	Б	07	
A14 A17	6	5	28	27	R	05	06
PGM D	7	7	26		Б		04
VPP VCC	8	9	24	25	6	03	GND
416 0	10			23	Б	02	
A15 A12	12	11	22	21	R	00	01
A7	1		20	19	۶		A0
A5	-			19	E	A1	
A5 A4 E	16	15	18	17	Б	АЗ	A2
				_	-		





### **Description** (Continued)

The AT27LV020 comes in a choice of industry standard JEDEC-approved packages, including: one-time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two-line control ( $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ) to give designers the flexibility to prevent bus contention.


The AT27LV020 operating with  $V_{CC}$  at 3.0 V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{CC} = 5.0 \text{ V}$ .

Atmel's 27LV020 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV020 programs identically as an AT27C020.


## **Erasure Characteristics**

The entire memory array of the AT27LV020 is erased (all outputs read as  $V_{OH}$ ) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using  $12,000~\mu\text{W/cm}^2$  intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

### **Block Diagram**



## Absolute Maximum Ratings\*



\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Notes:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{\rm CC}$  + 0.75 V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	$V_{PP}$	Vcc	Outputs
Read	ViL	VIL	X <sup>(1)</sup>	Ai	Х	Vcc	Dout
Output Disable	Х	ViH	Х	X	Х	Vcc	High Z
Standby	ViH	Х	Х	Х	Х	Vcc	High Z
Rapid Program <sup>(2)</sup>	VIL	ViH	.VIL	Ai	VPP	Vcc (2)	DIN
PGM Verify <sup>(2)</sup>	VIL	VIL	V <sub>IH</sub>	Ai	VPP	Vcc (2)	Dout
PGM Inhibit <sup>(2)</sup>	ViH	Х	Х	Х	VPP	Vcc (2)	High Z
Product Identification <sup>(2),(4)</sup>	VIL	VIL	х	A9=V <sub>H</sub> <sup>(3)</sup> A0=V <sub>IH</sub> or V <sub>IL</sub> A1-A17=V <sub>IL</sub>	X	Vcc (2)	Identification Code

- Notes: 1. X can be VIL or VIH.
  - Refer to Programming characteristics. Programming modes require V<sub>CC</sub> ≥ 4.5 V.
  - 3.  $V_H = 12.0 \pm 0.5 \text{ V}.$

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.

## D.C. and A.C. Operating Conditions for Read Operation

		· · · · · · · · · · · · · · · · · · ·	AT27LV020	-
		-15	-20	-25
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.0 V to 5.5 V	3.0 V to 5.5 V	3.0 V to 5.5 V

= Advance Information

## D.C. and Operating Characteristics for Read Operation

(VCC = 3.0 V to 5.5 V unless otherwise specified)

Symbol	Parameter	Condi	tion		Min	Max	Units
ILI	Input Load Current	VIN = 0	V to Vcc			±1	μА
ILO	Output Leakage Current	Vout =	= 0 V to V <sub>CC</sub>			±5	μА
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	Vpp=	Vcc			10	μА
			2MOC) OF V+00V	Vcc =	3.6 V	20	μА
Isa	V <sub>CC</sub> <sup>(1)</sup> Standby Current	iSB1 (C	SB1 (CMOS), $\overline{CE} = V_{CC} \pm 0.3 \text{ V}$		5.5 V	100	μΑ
.00	Too Standey Gunon	lone /T	long (TTL) CE 2.0 to Ven v. 0.5 V		3.6 V	100	μА
		1SB2 (1	IsB2 (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{ V}$		V <sub>CC</sub> = 5.5 V		mA
		l	f = 5  MHz,  lout = 0  mA,			8	mA
Icc	Vcc Active Current	lcc1	$\overline{CE} = V_{IL}, V_{CC} = 3.6 \text{ V}$	Ind.		10	mA
.00	VOOTION VOID	laa-	f = 5  MHz,  fout = 0  mA	Com.		25	mA
		lcc2	$\overline{CE} = V_{IL}, V_{CC} = 5.5 \text{ V}$	Ind.		30	mA
V <sub>IL</sub>	Input Low Voltage				-0.6	0.8	٧
ViH	Input High Voltage				2.0	Vcc+0.5	٧
VoL	Output Low Voltage	loL = 2	2.0 mA			.4	٧
VOL	Output Low Voltage	loL = 1	00 μΑ			.2	٧
Vон	Output High Voltage	юн = -	2.0 mA		2.4		٧
VOH	Output high voltage	IoH = -	100 μΑ		Vcc-0.2	)	V

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.

## A.C. Characteristics for Read Operation (VCC = 3.0V to 5.5V)

		<u> </u>								
				-15		-20		-25		
Symbol	Parameter	Condition		Min	Max	Min	Max	Min	Мах	Units
tacc (3)	Address to Output Delay	CE = OE = VIL	Com.		150	_	200		250	ns
	ridarooo to Gatpat Bolay	OL - OL - VIL	Ind.		150		200		250	ns
tce (2)	CE to Output Delay	OE = VIL			150		200		250	ns
toe (2,3)	OE to Output Delay	CE = VIL			60		70		100	ns
tor (4,5)	OE or CE High to Output Float				50		50		50	ns
tон	Output Hold from Address, CE or OE, whichever occurred first			0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.


= Advance Information




Vpp may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.



## A.C. Waveforms for Read Operation (1)



## **Input Test Waveform and Measurement Level**



t<sub>R</sub>, t<sub>F</sub> < 20 ns (10% to 90%)

### Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V. See Input Test Waveforms and Measurement Levels.
- 2.  $\overline{OE}$  may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of  $\overline{CE}$  without impact on t<sub>CE</sub>.
- 3. OE may be delayed up to tACC-tOE after the address is valid without impact on tACC.
- 4. This parameter is only sampled and is not 100% tested
- 5. Output float is defined as the point when data is no longer driven.

## **Output Test Load**




Note:  $C_L = 100 \text{ pF}$  including jig capacitance.

## Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions	
CIN	4	8	pF	V <sub>IN</sub> = 0 V	
Соит	8	12	pF	V <sub>OUT</sub> = 0 V	

Notes: 1. Typical values for 5-V supply voltage. This parameter is only sampled and is not 100% tested.

## **Programming Waveforms** (1)



#### Notes

- The Input Timing Reference is 0.8 V for V<sub>IL</sub> and 2.0 V for V<sub>IH</sub>.
- 2. toe and toff are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27LV020 a 0.1-μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

AT27LV020

## **D.C. Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 13.0 \pm 0.25 V$ 

Sym-		Test	Li	mits	
bol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	V <sub>IN</sub> =V <sub>IL</sub> ,V <sub>IH</sub>		10	μА
VIL	Input Low Level	(All inputs)	-0.6	0.8	٧
ViH	Input High Level		2.0	Vcc+1	٧
Vol	Output Low Volt.	loL=2.1 mA		.45	٧
VoH	Output High Volt.	I <sub>OH</sub> =-400 µA	2.4		٧
Icc2	V <sub>CC</sub> Supply Curren (Program and Veri			40	mA
IPP2	V <sub>PP</sub> Supply Current	CE=PGM=V <sub>IL</sub>	-	20	mA
VID	A9 Product Identification Voltage		11.5	12.5	٧

## A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 13.0 \pm 0.25 \text{ V}$ 

Sym-		Test Conditions*	Lir	nits	
bol	Parameter	(see Note 1)	Min	Max	Units
tas	Address Setup Tin	ne	2		μS
tces	CE Setup Time		2		μS
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Time	9	0		μS
tDH	Data Hold Time		2		μS
torp	OE High to Out- put Float Delay	(Note 2)	0	130	ns
tvps	V <sub>PP</sub> Setup Time		2	•	μS
tvcs	V <sub>CC</sub> Setup Time		2		μS
tpw	PGM Program Pulse Width	(Note 3)	95	105	μS
toE	Data Valid from Of			150	ns

### \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels 0.45 V	to 2.4 V
Input Timing Reference Level 0.8 V	to 2.0 V
Output Timing Reference Level 0.8 V	to 2.0 V

### Notes:

- V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- This parameter is only sampled and is not 100% tested.
   Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100 µsec ± 5%.


# Atmel's 27LV020 Integrated Product Identification Code<sup>(1)</sup>

							Hex			
Codes	A0	07	06	<b>O</b> 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	0	1	1	0	86

Note: 1. The AT27LV020 has the same Product Identification Code as the AT27C020. Both are programming compatible.

## **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{PGM}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5 V and Vpp is raised to 13.0 V. Each address is first programmed with one 100  $\mu s$   $\overline{PGM}$  pulse without verification. Then a verification/ reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0 V and  $V_{CC}$  to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.







## **Ordering Information**

= Advance Information

tacc (ns)	Icc (mA) Vcc = 3.6 V Active Standby		Ordering Code	Package	Operation Range
150	B	0.02	AT27LV020-15DC AT27LV020-15JC AT27LV020-15LC AT27LV020-15PC AT27LV020-15TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
150	10	0.02	AT27LV020-15DI AT27LV020-15JI AT27LV020-15LI AT27LV020-15PI AT27LV020-15TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
200	8	0.02	AT27LV020-20DC AT27LV020-20JC AT27LV020-20LC AT27LV020-20PC AT27LV020-20TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
200	10	0.02	AT27LV020-20DI AT27LV020-20JI AT27LV020-20LI AT27LV020-20PI AT27LV020-20TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
250	8	0.02	AT27LV020-25DC AT27LV020-25JC AT27LV020-25LC AT27LV020-25PC AT27LV020-25TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
250	10	0.02	AT27LV020-25DI AT27LV020-25JI AT27LV020-25LI AT27LV020-25PI AT27LV020-25TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)

Package Type					
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)				
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)				
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)				
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)				
32T	32 Lead, Plastic Thin Small Outline Package OTP (TSOP)				