




Product Preview

Quad Parallel Register with Enable

The MC74AC379/74ACT379 is a 4-bit register with a buffered common Enable. This device is similar to the MC74AC175/74ACT175 but features the common Enable rather than common Master Reset.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Buffered Common Enable Input
- True and Complement Outputs
- Outputs Source/Sink 24 mA
- 'ACT379 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

| | |
|----------------------------------|--------------------|
| E | Enable Input |
| D ₀ -D ₃ | Data Inputs |
| CP | Clock Pulse Input |
| Q ₀ -Q ₃ | Flip-Flop Outputs |
| Q̄ ₀ -Q̄ ₃ | Complement Outputs |

TRUTH TABLE

| Inputs | | | Outputs | |
|--------|----|----------------|----------------|-----------------|
| E | CP | D _n | Q _n | Q̄ _n |
| H | ┆ | X | NC | NC |
| L | ┆ | H | H | L |
| L | ┆ | L | L | H |


H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 ┆ = LOW-to-HIGH Transition
 NC = No Change

MC74AC379
MC74ACT379


QUAD PARALLEL
 REGISTER
 WITH ENABLE



N SUFFIX
 CASE 648-08
 PLASTIC



D SUFFIX
 CASE 751B-03
 PLASTIC




MC74AC379 • MC74ACT379

FUNCTIONAL DESCRIPTION

The MC74AC379/74ACT379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and \bar{Q} outputs. The Clock (CP) and Enable (\bar{E}) inputs are common to all flip-flops. When the \bar{E} input is HIGH,

the register will retain the present data independent of the CP input. When the \bar{E} is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

| Symbol | Parameter | Value | Units | Test Conditions |
|--------------------|---|-------|-------|---|
| I _{CC} | Maximum Quiescent Supply Current | 80 | μA | V _{IN} = V _{CC} or Ground, V _{CC} = 5.5 V, T _A = Worst Case |
| I _{CC} | Maximum Quiescent Supply Current | 8.0 | μA | V _{IN} = V _{CC} or Ground, V _{CC} = 5.5 V, T _A = 25°C |
| I _{CC(T)} | Maximum Additional I _{CC} /Input (*ACT379) | 1.5 | mA | V _{IN} = V _{CC} - 2.1 V, V _{CC} = 5.5 V, T _A = Worst Case |

5

MC74AC379 • MC74ACT379

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

| Symbol | Parameter | V _{CC} * (V) | 74AC | | | 74AC | | Units | Fig. No. |
|------------------|---|--------------------------|--|------------|-----|--|-----|-------|----------|
| | | | T _A = +25°C C _L = 50 pF | | | T _A = -40°C to +85°C C _L = 50 pF | | | |
| | | | Min | Typ | Max | Min | Max | | |
| f _{max} | Maximum Clock Frequency | 3.3 5.0 | | 118 160 | | | | MHz | 3-3 |
| t _{PLH} | Propagation Delay CP to Q _n , \bar{Q}_n | 3.3 5.0 | | 8.5 7.0 | | | | ns | 3-6 |
| t _{PHL} | Propagation Delay CP to Q _n , \bar{Q}_n | 3.3 5.0 | | 8.5 6.0 | | | | ns | 3-6 |

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

| Symbol | Parameter | V _{CC} * (V) | 74AC | | 74AC | | Units | Fig. No. |
|----------------|---|--------------------------|--|--------------------|--|--|-------|----------|
| | | | T _A = +25°C C _L = 50 pF | | T _A = -40°C to +85°C C _L = 50 pF | | | |
| | | | Typ | Guaranteed Minimum | | | | |
| t _s | Setup Time, HIGH or LOW D _n to CP | 3.3 5.0 | 4.5 3.0 | | | | ns | 3-9 |
| t _h | Hold Time, HIGH or LOW D _n to CP | 3.3 5.0 | 0 0 | | | | ns | 3-9 |
| t _s | Setup Time, HIGH or LOW \bar{E} to CP | 3.3 5.0 | 4.5 3.0 | | | | ns | 3-9 |
| t _h | Hold Time, HIGH or LOW \bar{E} to CP | 3.3 5.0 | 3.0 2.0 | | | | ns | 3-9 |
| t _w | CP Pulse Width HIGH or LOW | 3.3 5.0 | 5.5 4.0 | | | | ns | 3-6 |

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

MC74AC379 • MC74ACT379
AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

| Symbol | Parameter | V _{CC} * (V) | 74ACT | | | 74ACT | | Units | Fig. No. |
|------------------|---|--------------------------|--|-----|-----|--|-----|-------|----------|
| | | | T _A = +25°C C _L = 50 pF | | | T _A = -40°C to +85°C C _L = 50 pF | | | |
| | | | Min | Typ | Max | Min | Max | | |
| f _{max} | Maximum Clock Frequency | 5.0 | | 160 | | | | MHz | 3-3 |
| t _{PLH} | Propagation Delay CP to Q _n , \bar{Q}_n | 5.0 | | 7.0 | | | | ns | 3-6 |
| t _{PHL} | Propagation Delay CP to Q _n , \bar{Q}_n | 5.0 | | 6.0 | | | | ns | 3-6 |

*Voltage Range 5.0 ± 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

| Symbol | Parameter | V _{CC} * (V) | 74ACT | | 74ACT | | Units | Fig. No. |
|----------------|---|--------------------------|--|--------------------|--|--|-------|----------|
| | | | T _A = +25°C C _L = 50 pF | | T _A = -40°C to +85°C C _L = 50 pF | | | |
| | | | Typ | Guaranteed Minimum | | | | |
| t _s | Setup Time, HIGH or LOW D _n to CP | 5.0 | 3.0 | | | | ns | 3-9 |
| t _h | Hold Time, HIGH or LOW D _n to CP | 5.0 | 0 | | | | ns | 3-9 |
| t _s | Setup Time, HIGH or LOW E to CP | 5.0 | 3.0 | | | | ns | 3-9 |
| t _h | Hold Time, HIGH or LOW E to CP | 5.0 | 2.0 | | | | ns | 3-9 |
| t _w | CP Pulse Width HIGH or LOW | 5.0 | 4.0 | | | | ns | 3-6 |

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

| Symbol | Parameter | Value Typ | Units | Test Conditions |
|-----------------|-------------------------------|--------------|-------|-------------------------|
| C _{IN} | Input Capacitance | 4.5 | pF | V _{CC} = 5.0 V |
| CPD | Power Dissipation Capacitance | | pF | V _{CC} = 5.0 V |