# ADVANCED

Ultra-low Jitter Differential XO for Standard Networking Frequencies

#### **Description**

The SiT9501 is a differential MEMS oscillator that is engineered for low-jitter applications requiring standard networking frequencies from 25 MHz to 644.53125 MHz.

A unique FlexSwing™ output-driver performs like LVPECL but provides independent control of voltage swing and DC offset to simplify interfacing with chipsets having non-standard input voltage requirements and eliminate all external source-bias resistors. The device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for an external dedicated LDO.

The SiT9501 can be factory programmed for specific combinations of frequency, stability, voltage, output signaling, and pin 1 functionality. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each combination is custom built.

The wide frequency range and programmability makes this device ideal for communications, enterprise, and industrial applications that require a variety of frequencies and operate in noisy environments.

Refer to Manufacturing Notes for proper reflow profile, tape and reel dimension, and other manufacturing related information.

#### **Features**

- 14 Standard networking frequencies from 25 MHz to 644.53125 MHz
- 70 fs RMS typical phase jitter, 12 kHz to 20 MHz
- Excellent power-supply noise rejection
- LVPECL, LVDS, HCSL, Low-power HCSL, and FlexSwing signaling options
- ±20, ±25, ±30, and ±50 ppm frequency stabilities
- Wide temperature support up to -40°C to 105°C
- Factory programmable options for low lead time
- 1.8 V, 2.5 V, 3.3 V, and wide continuous range power supply voltage
- 2 x 1.6, 2.5 x 2, 3.2 x 2.5 mm x mm package (Contact SiTime for 7 x 5, and 5 x 3.2 mm x mm packages)

### **Applications**

- 400G/800G network equipment
- Optical modules
- Coherent optics
- Network switches, routers
- Industrial networking equipment

#### **Block Diagram**




Figure 1. SiT9501 Block Diagram

### **Package Pinout**




Figure 2. Pin Assignments (Top view) (Refer to Table 18 for Pin Descriptions)





## Typical Phase Jitter (70 fs RMS) and Phase Noise Data

#### Table 1. Phase Noise for 3.3 V 156.25 MHz LVPECL Device at 25°C

Offset Frequency (Hz)	Phase Noise (dBc/Hz)
100	-87
1k	-114
10k	-141
100k	-151
1M	-152
10M	-165
40M	-170



Figure 3. Phase Noise Plot of 3.3 V 156.25 MHz LVPECL Device at 25°C





### **Ordering Information**




Table 2. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)
2.0 x 1.6	D	E	G
2.5 x 2.0	D	Е	G
3.2 x 2.5	D	E	G





### **TABLE OF CONTENTS**

Description	1
Features	
Applications	
Block Diagram	
Package Pinout	
Typical Phase Jitter (70 fs RMS) and Phase Noise Data	2
Ordering Information	
Electrical Characteristics	5
Pin Description	14
FlexSwing Configurations	15
Waveform Diagrams	17
Termination Diagrams	20
LVPECL and FlexSwing Termination	20
LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	21
HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	21
Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	21
Dimensions and Patterns — 2.0 x 1.6 mm x mm	22
Dimensions and Patterns — 2.5 x 2.0 mm x mm	23
Dimensions and Patterns — 3.2 x 2.5 mm x mm	24
Additional Information	25
Revision History	25





#### **Electrical Characteristics**

All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.

Table 3. Electrical Characteristics - Common to All Output Signaling Types

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
				Frequency R	ange	
Output Frequency Range	f	Sta	ndard frequ	uencies	MHz	Refer to frequencies listed in Ordering Information section.
Frequency Stability	F_stab	-	-	±20	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variation of 15 pF ± 10%, and 10 years aging at 25°C
		-	-	±25	ppm	Inclusive of initial tolerance, operating temperature, rated power
		-	_	±30	ppm	supply voltage, load variation of 15 pF ± 10%, and first year aging at 25°C
		_	-	±50	ppm	- at 25 C
10 Year Aging	F_10y	_	±1	-	ppm	Ambient temperature of 25°C
				Temperature I	Range	
Operating Temperature Range	T_use	-20	_	+70	°C	Extended commercial, ambient temperature
_		-40	-	+85	°C	Industrial, ambient temperature
		-40	_	+95	°C	Ambient temperature
		-40	_	+105	°C	Extended industrial, ambient temperature
				Supply Volt	age	
Supply Voltage	Vdd	1.71	_	3.63	V	Voltage-supply order code "YY"
		2.25	-	3.63	V	Voltage-supply order code "XX"
		1.71	1.80	1.89	V	Voltage-supply order code "18". Contact SiTime for 1.5 V
		2.25	2.50	2.75	V	Voltage-supply order code "25"
		2.97	3.30	3.63	V	Voltage-supply order code "33"
				Input Characte	ristics	
Input Voltage High	VIH	70%	_	-	Vdd	Pins 1 and 2 for OE and SE, respectively
Input Voltage Low	VIL	_	_	30%	Vdd	Pins 1 and 2 for OE and SE, respectively
Input Pull-up Impedance	Z_in	_	100	_	kΩ	Pins 1 and 2 for OE and SE, respectively
				Output Charact	eristics	
Duty Cycle	DC	45	_	55	%	See Figure 6 and Figure 8
			St	artup, OE and S	E Timing	]
Startup Time	T_start	_	1	5	ms	Measured from the time Vdd reaches its rated minimum value
Output Enable Time	T_oe	_	-	100+3 clock cycles	ns	Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of swing. See Figure 13
Output Disable Time	T_od	-	_	100+3 clock cycles	ns	Measured from the time OE pin toggles to disable logic level to the last clock edge. See Figure 14
			Jitter an	d Phase Noise,	f = 156.2	5 MHz
RMS Phase Jitter (random)	T_phj	_	70	100	fs	12 kHz to 20 MHz offset frequency integration bandwidth
Spurious Phase Noise	T_spn	_	-110	-	dBc	12 kHz to 20 MHz offset frequency range
RMS Period Jitter[1]	T_jitt_per	_	1	_	ps	
Peak Cycle-to-cycle Jitter[1]	T_jitt_cc	-	6	-	ps	

#### Note:

1. Measured according to JESD65B.





Table 4. Electrical Characteristics – LVPECL | Supply voltage ("order code"):  $2.5 \text{ V} \pm 10\%$  ("25"),  $3.3 \text{ V} \pm 10\%$  ("33"), 2.25 V to 3.63 V ("XX")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Curre	ent Consun	nption, f = '	156.25 MI	Hz .
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	34	-	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination 1	Idd_oe_wt1	-	47	-	mA	Including load termination current as shown in Figure 18 for Vdd = $3.3\ V \pm 10\%$ , Vdd = $2.25\ V$ to $3.63\ V$ and R3 = $220\ Ohms$ .
		-	45.5	-	mA	Including load termination current as shown in Figure 18 for Vdd = 2.5 V $\pm$ 10% and R3 = 220 Ohms.
Current Consumption, Output Enabled with Termination 2	Idd_oe_wt2	-	62	-	mA	Including load termination current. See Figure 19 for termination
Current Consumption Output Disabled with Termination 1	ldd_od_wt1	-	56	-	mA	Including load termination current as shown in Figure 18 for Vdd = $3.3 \text{ V} \pm 10\%$ , Vdd = $2.25 \text{ V}$ to $3.63 \text{ V}$ and R3 = $220 \text{ Ohms}$ . Driver output is at logic-high voltage levels.
		-	54.5	-	mA	Including load termination current as shown in Figure 18 for Vdd = $2.5 \text{ V} \pm 10\%$ and R3 = $220 \text{ Ohms}$ . Driver output is at logic-high voltage levels.
Current Consumption, Output Disabled with Termination 2	Idd_od_wt2	-	71	-	mA	Including load termination current. See Figure 19 for termination. Driver output is at logic-high voltage levels.
			Output	Characteri	stics	
Output High Voltage	VOH	Vdd-1.025	Vdd-0.95	Vdd-0.88	V	See Figure 5
Output Low Voltage	VOL	Vdd-1.81	Vdd-1.7	Vdd-1.62	٧	See Figure 5
Output Differential Voltage Swing	V_Swing	1.2	1.5	1.9	٧	See Figure 6
Rise/Fall Time	Tr, Tf	-	170	-	ps	20% to 80%. See Figure 6
Differential Asymmetry, peak-peak	V_da	-	100	-	mV	See Figure 9
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 10
Overshoot Voltage, peak	V_ov	-	10	-	%	Measured as percent of V_Swing; see Figure 11
		Р	ower Supp	ly Noise Im	munity	
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	_	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	_	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD





**Table 5. Electrical Characteristics – FlexSwing** | Supply voltage ("order code") referred to VDD only:  $2.5 \text{ V} \pm 10\%$  ("25"),  $3.3 \text{ V} \pm 10\%$  ("33"), 2.25 V to 3.63 V ("XX")

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
	,	Cur	rent Consu	umption, f =	: 156.25 N	MHz
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	34	-	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	Idd_oe_wt	ı	41.5	_	mA	Including load termination current, for FlexSwing order code "ER". See Figure 18 for Vdd = 3.3 V $\pm$ 10%, Vdd = 2.25 V to 3.63 V, and R3 = 220 Ohms.
		_	40	_	mA	Including load termination current, for FlexSwing order code "ER". See Figure 18 for Vdd = 2.5 V $\pm$ 10%, and R3 = 220 Ohms.
Current Consumption Output Disabled with Termination	Idd_od_wt	-	50.5	-	mA	Including load termination current, for FlexSwing order code "ER". See Figure 18 for Vdd = $3.3 \text{ V} \pm 10\%$ , Vdd = $2.25 \text{ V}$ to $3.63 \text{ V}$ , and R3 = $220 \text{ Ohms}$ . Driver output is at logic-high voltage levels.
		-	49	_	mA	Including load termination current, for FlexSwing order code "ER". See Figure 18 for Vdd = 2.5 V ±10%, and R3 = 220 Ohms. Driver output is at logic-high voltage levels.
			Output	Characteri	stics	
Output High Voltage	VOH	VHn - 0.1	VHn	VHn + 0.1	٧	See Figure 5, Refer to Table 19 or Table 20 order codes for nominal VOH (i.e. VHn) values.
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.1	V	See Figure 5, Refer to Table 19 or Table 20 order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing		VOH - VOL		V	See Figure 6
Rise/Fall Time	Tr, Tf	-	170	_	ps	20% to 80%. See Figure 6
Differential Asymmetry, peak-peak	V_da	-	100	_	mV	See Figure 9
Differential Skew, peak	V_ds	-	±40	_	ps	See Figure 10
Overshoot Voltage, peak	V_ov	-	10	_	%	Measured as percent of V_Swing; see Figure 11
			Power Sup	ply Noise I	mmunity	
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	_	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	_	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD





**Table 6. Electrical Characteristics – FlexSwing** | Supply voltage ("order code") referred to GND, only:  $1.8 \text{ V} \pm 5\%$  ("18"), 1.71 V to 3.63 V ("YY")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition				
Current Consumption, f = 156.25 MHz										
Current Consumption, Output Enabled without Termination	Idd_oe_nt	_	34	-	mA	Excluding load termination current				
Current Consumption, Output Enabled with Termination	Idd_oe_wt	ı	44	_	mA	Including load termination current, for FlexSwing order code "3E". See Figure 18 for Vdd = 1.8 V ±5% and R3 = 220 Ohms.				
		ı	44	_	mA	Including load termination current, for FlexSwing order code "3E". See Figure 18 for Vdd = 1.71 V to 3.63 V and R3 = 220 Ohms.				
Current Consumption Output Disabled with Termination	Idd_od_wt	ı	53	_	mA	Including load termination current, for FlexSwing order code "3E". See Figure 18 for Vdd = 1.8 V $\pm$ 5% and R3 = 220 Ohms. Driver output is at logic-high voltage levels.				
		-	53	-	mA	Including load termination current, for FlexSwing order code "3E". See Figure 18 for Vdd = 1.71 V to 3.63 V and R3 = 220 Ohms. Driver output is at logic-high voltage levels.				
			Output	Characteri	stics					
Output High Voltage	VOH	VHn - 0.1	VHn	VHn + 0.1	V	See Figure 5, Refer to Table 19 or Table 20 order codes for nominal VOH (i.e. VHn) values				
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.1	V	See Figure 5, Refer to Table 19 or Table 20 order codes for nominal VOL (i.e. VLn) values				
Output Differential Voltage Swing	V_Swing		VOH - VOL		V	See Figure 6				
Rise/Fall Time	Tr, Tf	-	170	-	ps	20% to 80%. See Figure 6				
Differential Asymmetry, peak-peak	V_da	-	100	_	mV	See Figure 9				
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 10				
Overshoot Voltage, peak	V_ov	-	10	-	%	Measured as percent of V_Swing; see Figure 11				
			Power Sup	ply Noise I	mmunity					
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	-	0.01	_	ps/mV	Power supply ripple from 1 kHz to 20 MHz				
Power Supply-Induced Phase Noise	PSPN	_	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD				





**Table 7. Electrical Characteristics – FlexSwing** | Supply voltage ("order code") referred to GND, only:  $2.5 \text{ V} \pm 10\%$  ("25"),  $3.3 \text{ V} \pm 10\%$  ("33"), 2.25 V to 3.63 V ("XX")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
Current Consumption, f = 156.25 MHz											
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	34	-	mA	Excluding load termination current					
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	44	-	mA	Including load termination current, for FlexSwing order code "VP". See Figure 18 for Vdd = 3.3 V ±10% and R3 = 220 Ohms.					
Current Consumption Output Disabled with Termination	Idd_od_wt	_	53	ı	mA	Including load termination current, for FlexSwing order code "VP". See Figure 18 for Vdd = 3.3 V ±10% and R3 = 220 Ohms. Driver output is at logic-high voltage levels.					
	Output Characteristics										
Output High Voltage	VOH	VHn - 0.1	VHn	VHn + 0.1	V	See Figure 5, Refer to Table 19 or Table 20 order codes for nominal VOH (i.e. VHn) values					
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.1	V	See Figure 5, Refer to Table 19 or Table 20 order codes for nominal VOL (i.e. VLn) values					
Output Differential Voltage Swing	V_Swing		VOH - VOL		V	See Figure 6					
Rise/Fall Time	Tr, Tf	-	170	-	ps	20% to 80%. See Figure 6					
Differential Asymmetry, peak-peak	V_da	_	100	-	mV	See Figure 9					
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 10					
Overshoot Voltage, peak	V_ov	_	10	-	%	Measured as percent of V_Swing; see Figure 11					
			Power Sup	ply Noise I	mmunity						
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	-	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz					
Power Supply-Induced Phase Noise	PSPN	-	-80	_	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD					





**Table 8. Electrical Characteristics – LVDS** | Supply voltage ("order code"):  $2.5 \text{ V} \pm 10\%$  ("25"),  $3.3 \text{ V} \pm 10\%$  ("33"), 2.25 V to 3.63 V ("XX")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
Current Consumption, f = 156.25 MHz											
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	36	ı	mA	Excluding load termination current					
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	40	-	mA	Including load termination current. See Figure 22 for termination.					
Current Consumption Output Disabled with Termination	ldd_od_wt	-	49	I	mA	Including load termination current. See Figure 22 for termination. Driver output is at logic-high voltage levels.					
	Output Characteristics										
Differential Output Voltage	VOD	250	350	450	mV	See Figure 7					
Delta VOD	ΔVOD	-	-	50	mV	See Figure 7					
Offset Voltage	VOS	1.125	1.2	1.375	V	See Figure 7					
Delta VOS	ΔVOS	-	-	50	mV	See Figure 7					
Rise/Fall Time	Tr, Tf	-	290	-	ps	Measured 20% to 80% using Figure 22 for termination. See Figure 8					
Differential Asymmetry, peak-peak	V_da	-	50	-	mV	See Figure 9					
Differential Skew, peak	V_ds	-	±40	ī	ps	See Figure 10					
Overshoot Voltage, peak	V_ov	-	10	ı	%	Measured as percent of VOD; see Figure 12					
			Power Sup	ply Noise I	mmunity						
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	-	0.01	ı	ps/mV	Power supply ripple from 1 kHz to 20 MHz					
Power Supply-Induced Phase Noise	PSPN	-	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD					

Table 9. Electrical Characteristics – LVDS | Supply voltage ("order code"): 1.8 V ±5% ("18"), 1.71 V to 3.63 V ("YY")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
Current Consumption, f = 156.25 MHz											
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	36	-	mA	Excluding load termination current					
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	40	-	mA	Including load termination current. See Figure 21 and Figure 22 for termination.					
Current Consumption Output Disabled with Termination	ldd_od_wt	-	49	-	mA	Including load termination current. See Figure 21 and Figure 22 for termination. Driver output is at logic-high voltage levels.					
	Output Characteristics										
Differential Output Voltage	VOD	250	350	450	mV	See Figure 7					
Delta VOD	ΔVOD	-	-	50	mV	See Figure 7					
Offset Voltage	VOS	1.125	1.2	1.375	V	See Figure 7					
Delta VOS	ΔVOS	-	-	50	mV	See Figure 7					
Rise/Fall Time	Tr, Tf	-	290	-	ps	Measured 20% to 80% using Figure 22 for termination. See Figure 8					
Differential Asymmetry, peak-peak	V_da	-	50	-	mV	See Figure 9					
Differential Skew, peak	V_ds	-	±40	_	ps	See Figure 10					
Overshoot Voltage, peak	V_ov	_	10	_	%	Measured as percent of VOD; see Figure 12					
			Power Sup	ply Noise I	mmunity						
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	-	0.01	_	ps/mV	Power supply ripple from 1 kHz to 20 MHz					
Power Supply-Induced Phase Noise	PSPN	-	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD					





Table 10. Electrical Characteristics – HCSL | Supply voltage ("order code"):  $2.5 \text{ V} \pm 10\%$  ("25"),  $3.3 \text{ V} \pm 10\%$  ("33"), 2.25 V to 3.63 V ("XX")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
Current Consumption, f = 156.25 MHz											
Current Consumption, Output Enabled without Termination	ldd_oe_nt	ı	32	ı	mA	Excluding load termination current					
Current Consumption, Output Enabled with Termination	Idd_oe_wt	ı	47	ı	mA	Including load termination current. See Figure 23 for termination					
Current Consumption, Output Disabled with Termination	ldd_od_wt	ı	55	-	mA	Including load termination current. See Figure 23 for termination. Driver output is at logic-high voltage levels.					
Output Characteristics											
Output High Voltage	VOH	0.60	0.7	0.95	V	See Figure 5					
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 5					
Output Differential Voltage Swing	V_Swing	1	1.4	1.6	V	See Figure 6					
Rise/Fall Time	Tr, Tf	ı	400	1	ps	Measured 20% to 80%. See Figure 6					
Differential Asymmetry, peak-peak	V_da	_	100	_	mV	See Figure 9					
Differential Skew, peak	V_ds	_	±40	_	ps	See Figure 10					
Overshoot Voltage, peak	V_ov	-	10	-	%	Measured as percent of V_Swing; see Figure 11					
		•	Power Sup	ply Noise I	mmunity						
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	-	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz					
Power Supply-Induced Phase Noise	PSPN	-	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD					

Table 11. Electrical Characteristics - HCSL | Supply voltage ("order code"): 1.8 V ±5% ("18"), 1.71 V to 3.63 V ("YY")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
Current Consumption, f = 156.25 MHz											
Current Consumption, Output Enabled without Termination	ldd_oe_nt	ı	32	-	mA	Excluding load termination current					
Current Consumption, Output Enabled with Termination	Idd_oe_wt	I	47	-	mA	Including load termination current. See Figure 23 for termination					
Current Consumption, Output Disabled with Termination	Idd_od_wt	1	55	_	mA	Including load termination current. See Figure 23 for termination. Driver output is at logic-high voltage levels.					
Output Characteristics											
Output High Voltage	VOH	0.60	0.7	0.95	V	See Figure 5					
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 5					
Output Differential Voltage Swing	V_Swing	1	1.4	1.6	V	See Figure 6					
Rise/Fall Time	Tr, Tf	ı	400	_	ps	Measured 20% to 80%. See Figure 6					
Differential Asymmetry, peak-peak	V_da	ı	100	-	mV	See Figure 9					
Differential Skew, peak	V_ds	ı	±40	-	ps	See Figure 10					
Overshoot Voltage, peak	V_ov	1	10	-	%	Measured as percent of V_Swing; see Figure 11					
			Power Sup	ply Noise I	mmunity						
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	- 1	0.01	_	ps/mV	Power supply ripple from 1 kHz to 20 MHz					
Power Supply-Induced Phase Noise	PSPN	-	-80	_	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD					





Table 12. Electrical Characteristics – Low Power HCSL | Supply voltage ("order code"):  $2.5 \text{ V} \pm 10\%$  ("25"),  $3.3 \text{ V} \pm 10\%$  ("33"), 2.25 V to 3.63 V ("XX")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Cui	rrent Consu	ımption, f =	= 156.25 N	ЛНz
Current Consumption, Output Enabled without Termination	ldd_oe_nt	-	35	ı	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	37	ı	mA	Including load termination current for 5 pF loading at 156.25 MHz. See Figure 24 for termination.
Current Consumption, Output Disabled with Termination	Idd_od_wt	-	39	ı	mA	Including load termination current for 5 pF loading at 156.25 MHz. See Figure 24 for termination. Driver output is at logic-high voltage levels.
			Output	Character	istics	
Output High Voltage	VOH	0.8	0.9	1.15	V	See Figure 5
Output Low Voltage	VOL	-0.3	0	0.1	V	See Figure 5
Output Differential Voltage Swing	V_Swing	1.55	1.65	1.9	V	See Figure 6
Rise/Fall Time	Tr, Tf	-	520	ı	ps	Measured 20% to 80%. See Figure 6
Differential Asymmetry, peak-peak	V_da	_	550	-	mV	See Figure 9
Differential Skew, peak	V_ds	-	±30	ī	ps	See Figure 10
Overshoot Voltage, peak	V_ov	-	10	ī	%	Measured as percent of V_Swing; see Figure 11
			Power Sup	ply Noise I	mmunity	
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	-	0.01	1	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	-	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD

**Table 13. Electrical Characteristics – Low Power HCSL** | Supply voltage ("order code"):  $1.8 \text{ V} \pm 5\%$  ("18"), 1.71 V to 3.63 V ("YY")

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Cui	rent Consu	umption, f =	= 156.25 N	ЛНz
Current Consumption, Output Enabled without Termination	ldd_oe_nt	1	35	35 – mA		Excluding load termination current
Current Consumption, Output Enabled with Termination	Idd_oe_wt	ı	37	_	mA	Including load termination current for 5 pF loading at 156.25 MHz. See Figure 24 for termination
Current Consumption, Output Disabled with Termination	ldd_od_wt	I	39	-	mA	Including load termination current for 5 pF loading at 156.25 MHz. See Figure 24 for termination. Driver output is at logic-high voltage levels.
			Output	Character	istics	
Output High Voltage	VOH	0.8	0.9	1.15	V	See Figure 5
Output Low Voltage	VOL	-0.3	0	0.1	V	See Figure 5
Output Differential Voltage Swing	V_Swing	1.55	1.65	1.9	V	See Figure 6
Rise/Fall Time	Tr, Tf	ı	520	_	ps	Measured 20% to 80%. See Figure 6
Differential Asymmetry, peak-peak	V_da	1	550	-	mV	See Figure 9
Differential Skew, peak	V_ds	I	±30	-	ps	See Figure 10
Overshoot Voltage, peak	V_ov	ı	10	_	%	Measured as percent of V_Swing; see Figure 11
			Power Sup	ply Noise I	mmunity	
Power Supply-Induced Jitter Sensitivity <sup>[2]</sup>	PSJS	1	0.01	_	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	-	-80	_	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD

#### Note:

2. Terminology chosen for clarity; referred to historically as power-supply noise rejection (PSNR).





#### **Table 14. Absolute Maximum Ratings**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)		-0.5	4.0	V
Input Voltage, Maximum	Any input pin	-	Vdd + 0.3	V
Input Voltage, Minimum	Any input pin	-0.3	-	V
Storage Temperature		-65	150	°C
Maximum Junction Temperature		-	130	°C
Soldering Temperature (follow standard Pb-free soldering guidelines)		_	260	°C

#### Table 15. Thermal Considerations[3]

Package	θ <sub>JA</sub> , 4 Layer Board (°C/W)	θ <sub>JC</sub> , Bottom (°C/W)
3225, 6-pin	TBD	TBD

#### Notes

3. Refer to JESD51 for  $\theta_{JA}$  and  $\theta_{JC}$  definitions, and reference layout used to determine the  $\theta_{JA}$  and  $\theta_{JC}$  values in the above table.

#### Table 16. Maximum Operating Junction Temperature<sup>[4]</sup>

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	TBD
85°C	TBD
95°C	TBD
105°C	TBD

#### Notes

4. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

#### **Table 17. Environmental Compliance**

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Soldering Temperature (follow standard Pb free soldering guidelines)	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78	Compliant	·





## **Pin Description**

#### **Table 18. Pin Description**

Pin	Мар		Functionality
1	OE/NF	Output Enable (OE)	H <sup>[5]</sup> Specified frequency output L: OUTP (OUTN) held at logic high (low)
'	OL/NI	No Function (NF)	H or L or Open: No effect on output frequency or other device functions.
2	NF	No Function	H or L or Open: No effect on output frequency or other device functions
3	GND	Power	VDD Power Supply Ground
4	OUTP	Output	Oscillator output
5	OUTN	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage <sup>[6]</sup>




Figure 4. Pin Assignments

#### Notes:

- 5. OE pin includes a 120 kΩ internal pull-up resistor to VDD when active high, and a 120 kΩ internal pull-down resistor to GND when active low. In nois environments, OE pin that is active high or active low are recommended to include an external pull-up or pull-down resistor, respectively, of 10 kΩ when the pin is not externally driven.
- 6. A capacitor of value 0.1  $\mu\text{F}$  or higher between VDD and GND pins is required.





### FlexSwing Configurations

A FlexSwing output-driver performs like LVPECL but provides independent control of voltage swing and DC offset voltage levels. This simplifies interfacing with chipsets having non-standard input voltage requirements

and can eliminate all external source-bias resistors. FlexSwing supports power supply voltages from 1.71 V to 3.63 V, and the programmable VOH and VOL levels may be referenced to the voltage on either VDD or GND pins.

Table 19. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on VDD pin

													V	'Ln										
			Α	В	С	D	E	F	G	Н	J	К	L	М	N	P	Q	R	S	Т	U	V	W	Х
Ord	ler C	ode	_ ≥	>	≥	>	≥	>	2	>	2	>	2	2	2	2	2:	577	2	2	2	>	2	2
V_S	wing	g (V)	Vdd-2.31V	Vdd-2.26V	Vdd-2.21V	Vdd-2.16V	Vdd-2.11V	Vdd-2.06V	Vdd-2.01V	Vdd-1.96V	Vdd-1.91V	Vdd-1.86V	Vdd-1.82V	/dd-1.77V	Vdd-1.72V	Vdd-1.67V	/dd-1.62V	1.57	Vdd-1.52V	Vdd-1.47V	Vdd-1.42V	Vdd-1.37V	Vdd-1.32V	Vdd-1.28V
1			8	8	븅	8	븅	븅	븅	븅	8	늏	8	8	븅	늏	븅	Vdd-1.!	8	븅	8	븅	8	-b
			>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	Ň	۸	>	>	>
	А										AJ	AK	AL	AM	AN	AP	AQ	AR	AS	AT	AU	AV	AW	AX
											1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85
	В									1.94	BJ 1.86	BK 1.77	BL 1.69	BM 1.61	BN 1.52	BP 1.44	BQ 1.35	BR 1.27	BS 1.18	BT 1.10	BU 1.01	BV 0.93	BW 0.85	BX 0.76
										1.94	CJ	CK	CL	CM	CN	1.44 CP	CQ	CR	CS	CT	CU	CV	CW	CX
	С								1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68
											DJ	DK	DL	DM	DN	DP	DQ	DR	DS	DT	DU	DV	DW	DX
	D							1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59
	Е										EJ	EK	EL	EM	EN	EP	EQ	ER	ES	ET	EU	EV	EW	EX
	Ŀ						1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.014	0.93	0.85	0.76	0.68	0.59	0.51
	F										FJ	FK	FL	FM	FN	FP	FQ	FR	FS	FT	FU	FV	FW	
						1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.676	0.59	0.51	0.42
	G				1.94	1.86	1.77	1.69	1.61	GH 1.52	GJ 1.44	GK 1.35	GL 1.27	GM 1.18	GN 1.10	GP 1.01	GQ 0.93	GR 0.85	GS 0.76	GT 0.68	GU 0.59	GV 0.51	0.42	0.34
					1.94	1.00	1.//	1.09	HG	HH	HJ	HK	HL	HM	HN	HP	HQ	HR	HS	HT	HU	0.51	0.42	0.34
	Н			1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25
								JF	JG	JH	IJ	JK	JL	JM	JN	JP	JQ	JR	JS	JT				
	J		1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25	ļ
	к	/2					KE	KF	KG	KH	KJ	KK	KL	KM	KN	KP	KQ	KR	KS					
		l ig	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25		
VHn	L	ે	4 77	1.69	1.61	LD 1.52	LE 1.44	LF 1.35	LG 1.27	LH 1.18	LJ 1.10	LK 1.01	LL 0.93	LM 0.85	LN 0.76	LP	LQ 0.59	LR 0.51	0.42	0.34	0.25			
		-	1.77	1.69	1.61	MD	ME	MF	MG	1.18	MJ	MK	0.93 ML	MM	MN	0.68 MP	MQ	0.51	0.42	0.34	0.25			
	М	VLn - V_Swing / 2	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25				
		i		NB	NC	ND	NE	NF	NG	NH	NJ	NK	NL	NM	NN	NP								
	N		1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25					
	Р		PA	PB	PC	PD	PE	PF	PG	PH	PJ	PK	PL	PM	PN									
	Ŀ		1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25						
	Q		QA	QB	QC	QD	QE	QF	QG	QH	QJ	QK	QL	QM										
			1.44 RA	1.35 RB	1.27 RC	1.18 RD	1.10 RE	1.01 RF	0.93 RG	0.85 RH	0.76 RJ	0.68 RK	0.59 RL	0.51	0.42	0.34	0.25							
	R		1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25								
			SA	SB	SC	SD	SE	SF	SG	SH	SJ	SK	0.31	0.42	0.34	0.23			laguS	/ Voltag	e Av	ailable	Colors	
	S		1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25					V±5%		ot Supp		
	т		TA	ТВ	TC	TD	TE	TF	TG	TH	TJ									to 3.63		ot Supp		
	Ľ	]	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25						/±10%	. '\	Blue		
	U		UA	UB	UC	UD	UE	UF	UG	UH										/±10% /±10%	R	lue	Red	
	Ľ		1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25					-		to 3.63	_	Blue		
	v		VA 1.01	VB	VC 0.85	VD 0.76	VE	VF	VG	0.42	0.24	0.25								ote A	٧	Gray		
	$\vdash$	1	1.01 WA	0.93 WB	0.85 WC	0.76 WD	0.68 WE	0.59 WF	0.51	0.42	0.34	0.25							INC	ne A		Gray		
	w		0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25													
	4—		0.33	0.05	0.70	0.00	0.55	0.51	0.42	0.54	0.23													

The above table identifies supported combinations of nominal VOH (i.e. VHn) and nominal VOL (i.e. VLn) in colored boxes. The two-character code in each box corresponds to the VHn and VLn codes specified in the  $2^{\rm nd}$  column and  $2^{\rm nd}$  row in the table, respectively. The number in each box indicates the nominal differential swing or 2( VHn – VLn).

Example 1 – Suppose a design requires a differential swing (V\_Swing) of 1 Vpp with a common-mode voltage of Vdd-1.3 V. If VDD is 2.5 V, and using Table 19, then VOL = Vdd – 1.3 V – (1 Vpp)/4 = 0.95 V. Solving for X in VLn = 2.5 V – X = 0.95 V, we obtain X = 1.55 V, whose closest match is 1.53 V, or column "S" in Table 19. The differential swing in Row D (i.e. 1.01 Vpp) is the closest match to V\_Swing = 1 Vpp. Thus, the FlexSwing order code is "DS". The value for VHn may be computed as VLn + V\_Swing/2 = 0.95 V + (1.01 Vpp)/2 = 1.455 V. The common mode voltage is VLn + V\_Swing/4 = 0.97 V + 1.01V/4 = 1.2225 V.





Table 20. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on GND pin

0"	der Co	al a	С	D	E	F	G	н	J	К	L	М	N	Р	Q	R	S	Т	U	V	w	х	Y
	aer Co Swing		2	2	2	2			2	2	≥	2	2	>		2		2	>	2	2		
			0.45V	0.49V	0.54V	0.59V	0.64V	0.697	0.74V	0.79V	0.84V	0.89V	0.94V	0.997	1.03V	1.08V	1.16V	1.23V	1.3V	1.38V	1.45V	1.53V	1.6V
																				AV	AW	AX	AY
	Α																			1.94	1.86	1.69	1.61
	В				ply Vol				lable C											BV	BW	BX	BY
	$\vdash$				1.8V±59		Orang	ge		Green									CU	1.86 CV	1.77 CW	1.61 CX	1.52 CY
	С				1V to 3.		0		Green	_									1.94	1.77	1.69	1.52	1.44
	D			-	.5V±10		Orang	ge Gr Green	een	Blue Blue	Purple Red							DT	DU	DV	DW	DX	DY
	$\vdash$			_	.3 v±10 5 V to 3.			Green		Blue								1.94 ET	1.86 EU	1.69 EV	1.61 EW	1.44 EX	1.35 EY
	E			2.2.	Note A			Green	Gray	DIC	16							1.86	1.77	1.61	1.52	1.35	1.27
	F				Note	\ 			Gray			-					FS	FT	FU	FV	FW	FX	FY
	Ľ																1.94	1.77	1.69	1.52	1.44	1.27	1.18
	G															1.94	GS 1.86	GT	GU	GV 1.44	GW 1.35	GX 1.18	GY 1.10
	$\vdash$															1.94	HS	1.69 HT	1.61 HU	HV	HW	HX	HY
	Н														1.94	1.86	1.77	1.61	1.52	1.35	1.27	1.10	1.01
	J																JS	JT	JU	JV	JW	JX	JY
	$\vdash$													1.94	1.86	1.77	1.69 KS	1.52 KT	1.44 KU	1.27 KV	1.18 KW	1.01 KX	0.93 KY
	к												1.94	1.86	1.77	1.69	1.61	1.44	1.35	1.18	1.10	0.93	0.85
	L																LS	LT	LU	LV	LW	LX	LY
	Ŀ											1.94	1.86	1.77	1.69	1.61	1.52	1.35	1.27	1.10	1.01	0.85	0.76
	м										1.94	1.86	1.77	1.69	1.61	MR 1.52	MS 1.44	MT 1.27	MU 1.18	MV 1.01	MW 0.93	MX 0.76	MY 0.68
		7									1.34	1.00	1.//	1.03	NQ	NR	NS	NT	NU	NV	NW	NX	NY
	N	VLn + V_Swing / 2								1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.18	1.10	0.93	0.85	0.68	0.59
VHn	P	».												PP	PQ	PR	PS	PT	PU	PV	PW	PX	PY
	Н	<u>&gt;</u>							1.94	1.86	1.77	1.69	1.61 QN	1.52 QP	1.44 QQ	1.35 QR	1.27 QS	1.10 QT	1.01 QU	0.85 QV	0.76 QW	0.59 QX	0.51
	Q	ᆛ						1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.01	0.93	0.76	0.68	0.51	0.42
	R											RM	RN	RP	RQ	RR	RS	RT	RU	RV	RW		
	H						1.94	1.86	1.77	1.69	1.61 SL	1.52 SM	1.44 SN	1.35 SP	1.27	1.18 SR	1.10 SS	0.93 ST	0.85 SU	0.68 SV	0.59 SW	0.42	0.34
	S					1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	SQ 1.18	1.10	1.01	0.85	0.76	0.59	0.51	0.34	0.25
	т									TK	TL	TM	TN	TP	TQ	TR	TS	П	TU	TV			
	Ľ				1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.76	0.68	0.51	0.42	0.25	
	U			1.94	1.86	1.77	1.69	1.61	UJ 1.52	UK 1.44	UL 1.35	UM 1.27	UN 1.18	UP 1.10	UQ 1.01	UR 0.93	US 0.85	UT 0.68	UU 0.59	0.42	0.34		
	V			1.34	1.00	1.77	1.05	VH	VJ	VK	VL	VM	VN	VP	VQ	VR	VS	VT	VU	0.42	0.34		
	٧		1.94	1.86	1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.59	0.51	0.34	0.25		
	w		1 05	1 77	1 60	1.64	WG	WH	WJ	WK	WL	WM	WN	WP	WQ	WR	WS	WT	0.43	0.35			
	$\vdash$		1.86	1.77	1.69	1.61 XF	1.52 XG	1.44 XH	1.35 XJ	1.27 XK	1.18 XL	1.10 XM	1.01 XN	0.93 XP	0.85 XQ	0.76 XR	0.68 XS	0.51	0.42	0.25			
	Х		1.77	1.69	1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.42	0.34				
	Υ				YE	YF	YG	YH	YJ	YK	YL	YM	YN	YP	YQ	YR	YS						
	$\vdash$		1.69	1.61 ZD	1.52 ZE	1.44 ZF	1.35 ZG	1.27 ZH	1.18 ZJ	1.10 ZK	1.01 ZL	0.93 ZM	0.85 ZN	0.76 ZP	0.68 ZQ	0.59 ZR	0.51	0.34	0.25				
	z		1.61	1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	2Q 0.59	0.51	0.42	0.25					
	1		1C	1D	1E	1F	1G	1H	11	1K	1L	1M	1N	1P	1Q								
			1.52	1.44	1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34						
	2		2C 1.44	2D 1.35	2E 1.27	2F 1.18	2G 1.10	2H 1.01	2J 0.93	2K 0.85	2L 0.76	2M 0.68	2N 0.59	2P 0.51	0.42	0.34	0.25						
			3C	3D	3E	3F	3G	3H	0.93	0.85 3K	0.76 3L	3M	3N	0.51	0.42	0.54	0.25						
	3		1.35	1.27	1.18	1.10	1.01	0.93	0.85	0.76	0.68	0.59	0.51	0.42	0.34	0.25							

Example 2 – Suppose a design requires a differential swing of 1 Vpp with a 1.2 V common mode voltage (similar to Example 1 but referenced to ground). Using Table 20, VLn = 1.2 V – (1 Vpp)/4 = 0.95 V, whose closest match is column N. Scanning column N, row W has the closest V\_Swing to 1 Vpp, so the FlexSwing order code is "WN". Here, the resulting V\_Swing is 1.01 Vpp, and the common mode voltage is VLn + V\_Swing/4 + = 0.94 + (1.01 Vpp)/4 = 1.1925 V.





## **Waveform Diagrams**




Figure 5. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels per Differential Pin




Figure 6. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels Across Differential Pair





## **Waveform Diagrams (continued)**




Figure 7. LVDS Voltage Levels per Differential Pin




Figure 8. LVDS Differential Waveform





### **Waveform Diagrams (continued)**




Figure 9. Differential Asymmetry (V\_da)




Figure 10. Differential Skew (V\_ds) is measured as the Time between the Average Voltage Level and Crossing Voltage




Figure 11. Overshoot Voltage (V\_ov) for LVPECL, FlexSwing, HCSL, Low-power HCSL




Figure 13. OE Pin Enable Timing (T\_oe)




Figure 12. Overshoot Voltage (V\_ov) for LVDS
Output




Figure 14. OE Pin Disable Timing (T\_od)





### **Termination Diagrams**

#### **LVPECL and FlexSwing Termination**

The SiT9501 FlexSwing output drivers support low power without sacrificing signal integrity via simple terminations as shown in Figure 16 and Figure 18, compared to traditional LVPECL drivers. The FlexSwing and LVPECL outputs are

voltage-mode drivers. Use the table and figures below to select a termination circuit for the desired supply voltage. The table also provides LVPECL current consumption (I\_load) into the load termination.

Table 21. Termination Options for LVPECL and FlexSwing Signaling

Signaling	Supply Voltage		Termination Options										
Signaling	Order Codes	Figure 15	Figure 16	Figure 17	Figure 18	Figure 19	Figure 20						
LVPECL referenced to Vdd	"25", "33", "XX"	OK to use  I_load = 40 mA with 100 Ω near- end bias resistor	Do Not Use	OK to use I_load = 28 mA	OK to use	OK to use I_load = 28 mA	Do Not Use						
FlexSwing referenced to Vdd		OK to use (see		OK to use <sup>7</sup>	OK to use	OK to use	Do Not Use						
FlexSwing	"25", "33", "XX", "YY"	OK to use <sup>7</sup>	Figure 16 for frequency ranges and voltage	Do Not Use	OK to use	Do Not Use	Do Not Use						
referenced to Gnd	"18"		swings)	Do Not Use	OK to use	Do Not Use	OK to use						





Figure 15. Recommended LVPECL and FlexSwing<sup>8</sup> Termination when AC-coupled



Shunt Bias Termination

Figure 16. Recommended FlexSwing Termination when AC-coupled




Figure 17. LVPECL and FlexSwing DC-coupled Load Termination with Thevenin Equivalent Network




Figure 18. LVPECL and FlexSwing with DC-coupled Parallel Shunt Load Termination




Figure 19. LVPECL and FlexSwing with Y-Bias
Termination




Figure 20. FlexSwing Termination – Only for use with Supply Voltage Order Code "18"


Rev 0.59 Page 20 of 25 Proprietary & Confidential of SiTime





### **Termination Diagrams (continued)**

LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V







Figure 21. LVDS AC Termination

Figure 22. LVDS DC Termination at the Load

HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V






Figure 23. (a) HCSL Source Termination and (b) HCSL Load Termination

Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 24. Low-power HCSL Termination


#### Notes:


- 7. Contact SiTime for optimum R1 and R2 values for FlexSwing options.
- 8. Contact SiTime for optimum Rs values for FlexSwing options.





#### Dimensions and Patterns — 2.0 x 1.6 mm x mm






#### Notes:


- 9. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device
- 10. A capacitor of value 0.1  $\mu F$  or higher between VDD and GND is required.





### Dimensions and Patterns — 2.5 x 2.0 mm x mm











### Dimensions and Patterns — 3.2 x 2.5 mm x mm









#### **Additional Information**

#### **Table 22. Additional Information**

Document	Description	Download Link
ECCN #: EAR99	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	
HTS Classification Code: 8542.39.0000	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	https://www.sitime.com/support/resource-library/manufacturing-notes-sitime-products
Termination Techniques	Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	Layout recommendations	http://www.sitime.com/support/application-notes
<b>Evaluation Boards</b>	SiT6760EB	TBD

### **Revision History**

#### **Table 23. Revision History**

Revision	Release Date	Change Summary
0.5	27-Apr-2020	Advanced datasheet
0.51	18-May-2020	Formatting changes Fixed typos Added 2016 and 2520 packages
0.52	1-Jun-2020	Formatting changes Updated package drawings
0.53	2-Aug-2020	Modified Termination Diagrams section
0.54	23-Sep-2020	Modified LVPECL, FlexSwing, LVDS current consumption specifications Modified phase jitter specification Added FlexSwing order codes Added 250u T&R order code Changed rev table date format
0.55	23-Oct-2020	Trademarks update Modified termination for HCSL and low-power HCSL rise/fall time specs
0.56	15-Dec-2020	Updated current consumption
0.57	5-Jan-2021	Updated FlexSwing Electrical Characteristics tables and description Formatting updates
0.58	23-Mar-2021	Pg 12 Note 11 update, Provide Flexswing use case example Updated hyperlinks; Changed date format
0.59	12-May-2022	Updated FlexSwing tables

SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2016-2022. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY
BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.