

5 Bit Synchronous CPU Controller with Power-Good and Current Limit

Description


The CS-5166 is a synchronous dual NFET Buck Regulator Controller. It is designed to power the core logic of the latest high performance CPUs. It uses the V^{2TM} control method to achieve the fastest possible transient response and best overall regulation. It incorporates many additional features required to ensure the proper operation and protection of the CPU and power system. The CS-5166 provides the industry s most highly integrated solution, minimizing external component count, total solution size, and cost.

The CS-5166 is specifically designed to power Intel s Pentium[®] II processor and includes the following features: 5 bit DAC with 1% tolerance, Power-Good output, adjustable hiccup mode over-current protection, V_{CC} monitor, Soft Start, adaptive voltage positioning, over-voltage protection, remote sense and current sharing capability.

The CS-5166 will operate over a 4.15 to 20V range using either single or dual input voltage and is available in a 16 lead wide body surface mount package.

Application Diagram

5V to 2.8V @ 14.2A for 300MHz Pentium¤ II




 V^2 is a trademark of Switch Power, Inc. Pentium is a registered trademark of Intel Corporation.

Features

- V^{2™} Control Topology
- Dual N-Channel Design
- 125ns Controller Transient Response
- Excess of 1Mhz Operation
- 5 bit DAC with 1% Tolerance
- Power-Good Output with Internal Delay
- Adjustable Hiccup Mode Over Current Protection
- Complete Pentium® II System Requires just 21 Components
- 5V and 12V Operation using either Dual or Single Supplies
- Adaptive Voltage Positioning
- Remote Sense Capability
- Current Sharing Capability
- V_{CC} Monitor
- Overvoltage Protection (OVP)
- Programmable Soft Start
- 200ns PWM Blanking
- 65ns FET Non-Overlap
- 40ns Gate Rise and Fall Times (3.3nF load)

Package Options

16 Lead SO WIDE



Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com



Rev. 7/30/98

		Package Pin Description
	PINISYMBOL	FUNCTION
1,2,3,4,6	V _{IDO} —V _{ID4}	Voltage ID DAC inputs. These pins are internally pulled up to 5V if left open. V_{ID4} selects the DAC range. When V_{ID4} is high (logic one), the Error Amp reference range is 2.125V to 3.525V with 100mV increments. When V_{ID4} is low (logic zero), the Error amp reference voltage is 1.325V to 2.075V with 50mV increments.
5	SS	Soft Start Pin. A capacitor from this pin to LGnd sets the Soft Start and fault timing.
7	C _{OFF}	Off-Time Capacitor Pin. A capacitor from this pin to LGnd sets both the normal and extended off time.
8	ISENSE	Current Sense Comparator Inverting Input
9	V_{CC}	Input Power Supply Pin.
10	GATE(H)	High Side Switch FET driver pin. Capable of delivering peak currents of 1.5A.
11	PGnd	High Current ground for the GATE(H) and GATE(L) pins.
12	GATE(L)	Low Side Synchronous FET driver pin. Capable of delivering peak currents of 1.5A.
13	PWRGD	Power-Good Output. Open collector output drives low when $V_{\text{FB}}\text{is}$ out of regulation.
14	LGnd	Reference ground. All control circuits are referenced to this pin.
15	COMP	Error Amp output. PWM Comparator reference input. A capacitor to LGnd provides Error Amp compensation.
16	V _B	Error Amp, PWM Comparator feedback input, Current Sense Comparator Non-Inverting input, and PWRGD comparator input.

Absolute Maximum Ratings						
Pilotoverjaci	Rin Name			1.000	ESTREE	
V_{CC}	IC Power Input	20V	-0.3V	N/A	1.5A Peak 200mA DC	
SS	Soft Start Capacitor	6V	-0.3V	200 A	10 A	
COMP	Compensation Capacitor	6V	-0.3V	10mA	1mA	
V_{FB}	Voltage Feedback and Current	6V	-0.3V	1mA	1mA	
	Sense Comparator Input					
C _{OFF}	Off-Time Capacitor	6V	-0.3V	1mA	50mA	
V_{ID0-4}	Voltage ID DAC Inputs	6V	-0.3V	1mA	10 A	
GATE(H)	High-Side FET Driver	20V	-0.3V	1.5A Peak	1.5A Peak	
				200mA DC	200mA DC	
GATE(L)	Low-Side FET Driver	20V	-0.3V	1.5A Peak	1.5A Peak	
				200mA DC	200mA DC	
I _{SENSE}	Current Sense Comparator Input	6V	-0.3V	1mA	1mA	
PWRGD	Power-Good Output	6V	-0.3V	10 A	30mA	
PGnd	Power Ground	0V	0V	1.5A Peak	N/A	
				200mA DC		
LGnd	Logic Ground	0V	OV	100mA	N/A	

Electrical Characteristics: 0BC < T_A < 70BC; 0BC < T_J < 125BC; 8V < V_{CC} < 20V; 2.0V DAC Code	
$(V_{ID4} = V_{ID3} = V_{ID2} = V_{ID1} = 0, V_{ID0} = 1), C_{GATE(H)} = C_{GATE(L)} = 3.3nF, C_{OFF} = 330pF, C_{SS} = 0.1 F$; Unless otherwise stated the state of the stat	

PATAMETER	TEST CONBITIONS	Milk			9
■ V _{CC} Supply Current					
Operating	1V <v<sub>FB<v<sub>DAC (Max On-Time),</v<sub></v<sub>				
	No Loads on GATE(H) and GATE(L)		12	20	mA
■ V _{CC} Monitor					
Start Threshold	GATE(H) Switching	3.75	3.95	4.15	V
Stop Threshold	GATE(H) not switching	3.65	3.87	4.05	٧
Hysteresis	Start—Stop				
■ Error Amplifier					
V _{FB} Bias Current	$V_{FB} = 0V$		0.1	1.0	Α
COMP Source Current	COMP = 1.2V to 3.6V; $V_{HB} = 1.9V$	15	30	60	Α
COMP CLAMP Voltage	V _{FB} = 1.9V, Adjust COMP voltage	0.85	1.0	1.15	V
	for Comp current = 60 A				
COMP Clamp Current	COMP = 0V	0.4	1.0	1.6	mA
COMP Sink Current	$V_{COMP}=1.2V; V_{FB}=2.2V; V_{SS} > 2.5V$	180	400	800	Α
Open Loop Gain	Note 1	50	60		dB
Unity Gain Bandwidth	Note 1	0.5	2		MHz
PSRR@1kHZ	Note 1	60	85		dB
■ GATE(H) and GATE(L)					
High Voltage at 100mA	Measure V _{CC} —GATE		1.2	2.0	V
Low Voltage at 100mA	Measure GATE		1.0	1.5	٧
Rise Time	$1.6V < GATE < (V_{CC} - 2.5V),$		40	80	ns
	8V < V _{CC} < 14V				
Fall Time	$(V_{CC}$ —2.5V) >GATE > 1.6V, 8V < V_{CC} < 14V		40	80	ns
GATE(H) to GATE(L) Delay	GATE(H)<2V, GATE(L)>2V				
	8V < V _{CC} < 14V	30	65	100	ns
GATE(L) to GATE(H) Delay	GATE(L)<2V, GATE(H)>2V 8V < V _{CC} < 14V	30	65	100	ns
GATE pull-down	Resistance to PGnd (Note 1)	20	50	115	K ‰
■ Over Current Detection					
Current limit voltage	$V_{FR} = 0V \text{ to } 3.5V$	 55	76	130	mV
-	8V < V _{CC} < 12V + 10%				
I _{SENSE} Bias Current	I _{SENSE} = 2.8V	13	30	50	Α
■ Fault Protection					
SS Charge Time	V _{FB} = 3V, V _{ISENSE} = 2.8V	1.6	3.3	5.0	ms
SS Pulse Period	$V_{FB} = 3V$, $V_{ISENSE} = 2.8V$	25	100	200	ms
SS Duty Cycle	(Charge Time/Period) × 100	1.0	3.3	6.0	%
• •	, , , , , , , , , , , , , , , , , , , ,		•		

 $\label{eq:control_control_control} \text{Electrical Characteristics: } 0 \text{BC} < T_A < 70 \text{BC}; 0 \text{BC} < T_J < 125 \text{BC}; 8 \text{V} < \text{V}_{CC} < 20 \text{V}; \\ 2.0 \text{V DAC Code} \\ (\text{V}_{\text{ID4}} = \text{V}_{\text{ID3}} = \text{V}_{\text{ID2}} = \text{V}_{\text{ID1}} = 0, \text{V}_{\text{ID0}} = 1), \text{C}_{\text{GATE(H)}} = \text{C}_{\text{GATE(L)}} = 3.3 \text{nF}, \text{C}_{\text{OFF}} = 330 \text{pF}, \text{C}_{\text{SS}} = 0.1 \text{ F}; \text{Unless otherwise stated.}$

				TECH HONERHONS			17.0	
■ Fault F	rotect	ion c	ontinued					
SS Comp	Clam	o Volt	age	$V_{\rm FB} = 2.7 \text{V}, V_{\rm SS} = 0 \text{V}$	0.50	0.95	1.10	V
V _{FB} Low	Compa	arato	r	Increase $V_{\text{\tiny IB}}$ till normal off-time	0.9	1.0	1.1	٧
■ PWM (Compa	ırator						
Transient	Respo	nse		V _{FB} = 1.2V to 5V 500ns after GATE(H)		115	175	ns
				(after Blanking time) to				
				$GATE(H) = (V_{CC} - 1V)$				
				to 1V, $8V < V_{CC} < 14V$				
Minimum	ı Pulse	Wid	th	Drive V _{FB} 1.2V to 5V upon GATE(H)	100	200	300	ns
(Blanking	ı Time'	ı		rising edge (> V _{CC} — 1V), measure				
,				GATE(H) pulse width,				
				8V < V _{CC} < 14V				
■ C _{OFF}								
Normal C	Off-Tim	e		V _{FB} = 2.7V	1.0	1.6	2.3	S
Extended	d Off-Ti	me		$V_{SS} = V_{FB} = 0V$	5.0	8.0	12.0	S
■ Time-0		ner						
Time-Out	t Time			$V_{FB} = 2.7V$, Measure GATE(H)	10	30	50	s
- -								
				Pulse Width				
Fault Dut	y Cycl	е		Pulse Width V _⊞ = 0V	30	50	70	%
Fault Dut				V _{FB} = 0V	30	50	70	%
Fault Dut ■ Voltag	e Iden	tifica	tion DAG	V _{FB} = 0V		50		
Fault Dut ■ Voltag Accuracy	e Iden (all co	tifica des)		$V_{\rm FB}$ = 0V \sim	-1.0	50	70	%
Fault Dut ■ Voltag Accuracy V _{ID4} V _{ID3}	e Iden (all co	tifica des) V _{ID1}	V _{ID0}	V _{FB} = 0V	-1.0		1.0	%
Fault Dut ■ Voltag Accuracy V _{ID4} V _{ID3} 1 0	e Iden (all co 3 V _{ID2} 0	tifica des) V _{ID1} 0	V _{1D0}	$V_{\rm FB}$ = 0V \sim	-1.0 3.489	3.525	1.0	% V
Fault Dut ■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0	e Iden (all co 3 V _{ID2} 0	tifica des) V _{ID1} 0	V _{IDO} 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390	3.525 3.425	1.0 3.560 3.459	% V V
Fault Dut ■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0	e Iden (all co 3 V _{ID2} 0 0	tifica des) V _{ID1} 0 0	V _{1D0}	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291	3.525 3.425 3.325	1.0 3.560 3.459 3.358	% V V
Fault Dut Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0	e Iden (all co 3 V _{ID2} 0	tifica des) V _{ID1} 0	V _{IDO} 0 1 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192	3.525 3.425 3.325 3.225	1.0 3.560 3.459 3.358 3.257	% V V
Fault Dut Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0	e Iden (all co 3 V _{ID2} 0 0	tifica des) V _{ID1} 0 0 1	V _{IDO} 0 1 0	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291	3.525 3.425 3.325	1.0 3.560 3.459 3.358	% V V V
Fault Dut ■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0	e Iden (all co 3 V _{ID2} 0 0 0 1	tifica des) V _{ID1} 0 0 1 1	V _{IDO} 0 1 0 1 0	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093	3.525 3.425 3.325 3.225 3.125	1.0 3.560 3.459 3.358 3.257 3.156	% V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0	e Iden (all co 3 V _{ID2} 0 0 0 1	tifica des) V _{ID1} 0 0 1 1 0	V _{IDO} 0 1 0 1 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994	3.525 3.425 3.325 3.225 3.125 3.025	1.0 3.560 3.459 3.358 3.257 3.156 3.055	% V V V V
Fault Dut ■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 0	e Iden (all co 3 V _{ID2} 0 0 0 1 1	tifica des) V _{ID1} 0 0 1 1 0 0	V _{IDO} 0 1 0 1 0 1 0 1 0 0	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895	3.525 3.425 3.325 3.225 3.125 3.025 2.925	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954	% V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1	tifica des) V _{ID1} 0 0 1 1 0 0	V _{IDO} 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796	3.525 3.425 3.325 3.225 3.125 3.025 2.925 2.825	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853	% V V V V V V V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1 0	tifica des) V _{ID1} 0 0 1 1 0 0 1 0 0 1 0	V _{IDO} 0 1 0 1 0 1 0 1 0 1 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796 2.697	3.525 3.425 3.325 3.225 3.125 3.025 2.925 2.825 2.725	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853 2.752	% V V V V V V V V V V V V V V V V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1 0 0	tifica des) V _{ID1} 0 0 1 1 0 0 1 1 0	V _{IDO} 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796 2.697 2.598 2.499 2.400	3.525 3.425 3.325 3.225 3.125 3.025 2.925 2.825 2.725 2.625 2.525 2.425	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853 2.752 2.651	% V V V V V V V V V V V V V V V V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1 0 0 0	tifical des) V _{ID1} 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 0 1 1 0	V _{IDO} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796 2.697 2.598 2.499 2.400 2.301	3.525 3.425 3.325 3.225 3.125 3.025 2.925 2.825 2.725 2.625 2.525 2.425 2.325	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853 2.752 2.651 2.550 2.449 2.348	% V V V V V V V V V V V V V V V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1	tifica des) V _{ID1} 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0	V _{IDO} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796 2.697 2.598 2.499 2.400 2.301 2.202	3.525 3.425 3.325 3.225 3.125 3.025 2.925 2.825 2.725 2.625 2.525 2.425 2.325 2.225	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853 2.752 2.651 2.550 2.449 2.348 2.247	% V V V V V V V V V V V V V V V V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1	tifica des) V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0	V _{IDO} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796 2.697 2.598 2.499 2.400 2.301 2.202 2.103	3.525 3.425 3.325 3.225 3.125 3.025 2.925 2.825 2.725 2.625 2.525 2.425 2.325 2.225 2.125	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853 2.752 2.651 2.550 2.449 2.348 2.247 2.146	% V V V V V V V V V V V V V V V V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0	tifica des) V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0	V _{IDO} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796 2.697 2.598 2.499 2.400 2.301 2.202 2.103 2.054	3.525 3.425 3.325 3.125 3.025 2.925 2.825 2.725 2.625 2.525 2.425 2.325 2.225 2.125 2.075	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853 2.752 2.651 2.550 2.449 2.348 2.247 2.146 2.095	% V V V V V V V V V V V V V V V V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1 0 0 0 1 1 0 0 0 0 0 0 0 0	tifica des) V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 0	V _{IDO} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796 2.697 2.598 2.499 2.400 2.301 2.202 2.103 2.054 2.004	3.525 3.425 3.325 3.225 3.125 3.025 2.925 2.825 2.725 2.625 2.525 2.425 2.325 2.225 2.125 2.075 2.025	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853 2.752 2.651 2.550 2.449 2.348 2.247 2.146 2.095 2.045	% V V V V V V V V V V V V V V V V V V
■ Voltag Accuracy V _{ID4} V _{ID3} 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1	e Iden (all co 3 V _{ID2} 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0	tifica des) V _{ID1} 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0	V _{IDO} 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1	$V_{\rm FB}$ = 0V \sim	-1.0 3.489 3.390 3.291 3.192 3.093 2.994 2.895 2.796 2.697 2.598 2.499 2.400 2.301 2.202 2.103 2.054	3.525 3.425 3.325 3.125 3.025 2.925 2.825 2.725 2.625 2.525 2.425 2.325 2.225 2.125 2.075	1.0 3.560 3.459 3.358 3.257 3.156 3.055 2.954 2.853 2.752 2.651 2.550 2.449 2.348 2.247 2.146 2.095	% V V V V V V V V V V V V V V V V V V

$\label{eq:conditional_condition} \text{Electrical Characteristics: } 0 \text{ BC} < T_A < 70 \text{ BC}; 0 \text{ BC} < T_J < 125 \text{ BC}; 8 \text{ V} < \text{V}_{CC} < 20 \text{ V}; \quad 2.0 \text{ V} \text{ DAC Code} \\ (\text{V}_{\text{ID4}} = \text{V}_{\text{ID3}} = \text{V}_{\text{ID2}} = \text{V}_{\text{ID1}} = 0, \text{ V}_{\text{ID0}} = 1), \text{ C}_{\text{GATE(H)}} = \text{C}_{\text{GATE(L)}} = 3.3 \text{nF}, \text{ C}_{\text{OFF}} = 330 \text{pF}, \text{C}_{\text{SS}} = 0.1 \text{ F}; \text{ Unless otherwise stated.} \\$

	TEST SONDITIONS				
Accuracy (all codes) except 11111	Measure V_{FB} = COMP, (C_{OFF} = Gnd)	-1.0		1.0	%
$V_{ID4}\ V_{ID3}\ V_{ID2}\ V_{ID1}V_{ID0}$					
0 0 1 0 0		1.856	1.875	1.893	V
0 0 1 0 1		1.806	1.825	1.843	V
0 0 1 1 0		1.757	1.775	1.792	V
0 0 1 1 1		1.707	1.725	1.742	V
0 1 0 0 0		1.658	1.675	1.691	V
0 1 0 0 1		1.608	1.625	1.641	V
0 1 0 1 0		1.559	1.575	1.590	V
0 1 0 1 1		1.509	1.525	1.540	V
0 1 1 0 0		1.460	1.475	1.489	V
0 1 1 0 1		1.410	1.425	1.439	V
0 1 1 1 0		1.361	1.375	1.388	V
0 1 1 1 1		1.311	1.325	1.338	V
1 1 1 1 1		1.219	1.247	1.269	V
Input Threshold	$V_{ID4},V_{ID3},V_{ID2},V_{ID1},V_{ID0}$	1.0	1.25	2.4	V
Input Pull-up Resistance	$V_{\text{ID4}}, V_{\text{ID3}}, V_{\text{ID2}}, V_{\text{ID1}}, V_{\text{ID0}}$	25	50	100	k‰
Input Pull-up Voltage	_	4.85	5.00	5.15	V
■ Power-Good Output					
Low to High Delay	$V_{FB} = (0.8 \times V_{DAC})$ to V_{DAC}	30	65	110	S
High to Low Delay	$V_{FB} = V_{DAC}$ to $(0.8 \times V_{DAC})$	30	75	120	S
Output Low Voltage	$V_{FB} = 2.4V, I_{PWRGD} = 500 A$		0.2	0.3	V
Sink Current Limit	V _{FB} = 2.4V, PWRGD = 1V	0.5	4.0	15.0	mA


								10.01			
		OLD A									
% of	Nomir	nal V _{IE}	Cod	е	-12	-8.5	-5	5	8.5	12	%
■ DA	CO O	DE									
$V_{\rm ID4}$	V _{ID3}	V _{ID2}	V _{ID1}	V _{ID0}							
1	0	0	0	0	3.102	3.225	3.348	3.701	3.824	3.948	V
1	0	0	0	1	3.014	3.133	3.253	3.596	3.716	3.836	V
1	0	0	1	0	2.926	3.042	3.158	3.491	3.607	3.724	V
1	0	0	1	1	2.838	2.950	3.063	3.386	3.499	3.612	V
1	0	1	0	0	2.750	2.859	2.968	3.281	3.390	3.500	V
1	0	1	0	1	2.662	2.767	2.873	3.176	3.282	3.388	٧
1	0	1	1	0	2.574	2.676	2.778	3.071	3.173	3.276	V
1	0	1	1	1	2.486	2.584	2.683	2.966	3.065	3.164	V
1	1	0	0	0	2.398	2.493	2.588	2.861	2.956	3.052	٧
1	1	0	0	1	2.310	2.401	2.493	2.756	2.848	2.940	V
1	1	0	1	0	2.222	2.310	2.398	2.651	2.739	2.828	V

 $Electrical\ Characteristics:\ 0BC < T_A < 70BC;\ 0BC < T_J < 125BC;\ 8V < V_{CC} < 20V;\ 2.0V\ DAC\ Code\\ (V_{ID4} = V_{ID3} = V_{ID2} = V_{ID1} = 0,\ V_{ID0} = 1),\ C_{GATE(H)} = C_{GATE(L)} = 3.3nF,\ C_{OFF} = 330pF,\ C_{SS} = 0.1\ F;\ Unless otherwise\ stated.$

THRESHOLD ASSURACY				LOWER THRESHOLD			437445 (ARSE 000				
		ICALID A	N								
	Nomi		Code	9	-12	-8.5	-5	5	8.5	12	%
V_{ID4}	V _{ID3}	V_{ID2}	V_{ID1}	V_{IDO}							
1	1	0	1	1	2.134	2.218	2.303	2.546	2.631	2.716	V
1	1	1	0	0	2.046	2.127	2.208	2.441	2.522	2.604	V
1	1	1	0	1	1.958	2.035	2.113	2.336	2.414	2.492	٧
1	1	1	1	0	1.870	1.944	2.018	2.231	2.305	2.380	V
0	0	0	0	0	1.826	1.898	1.971	2.178	2.251	2.324	٧
0	0	0	0 1	1 0	1.782 1.738	1.8520 1.807	1.923 1.876	2.126 2.073	2.197 2.142	2 <i>2</i> 68 2 <i>2</i> 12	V
0	0	0	1	1	1.694	1.761	1.828	2.021	2.088	2.156	V
0	0	1	0	0	1.650	1.715	1.781	1.968	2.034	2.100	V
0	0	1	0	1	1.606	1.669	1.733	1.916	1.980	2.044	V
0	0	1	1	0	1.562	1.624	1.686	1.863	1.925	1.988	V
0	0	1	1	1	1.518	1.578	1.638	1.811	1.871	1.932	٧
0	1	0	0	0	1.474	1.532	1.591	1.758	1.817	1.876	٧
0	1	0	0	1	1.430	1.486	1.543	1.706	1.763	1,820	٧
0	1	0	1	0	1.386	1.441	1.496	1.653	1.708	1.764	V
0	1	0	1	1	1.342	1.395	1.448	1.601	1.654	1.708	٧
0	1	1	0	0	1.298	1.349	1.401	1.548	1.600	1.652	٧
0	1	1	0	1	1.254	1.303	1.353	1.496	1.546	1.596	V
0	1	1	1	0	1.210	1.258	1.306	1.443	1,491	1.540	V
0	1	1	1	1	1.166	1.212	1.258	1.391	1.437	1.484	V
1	1	1	1	1	1.094	1.138	1.181	1.306	1.349	1.393	V

Note 1: Guaranteed by design, not 100% tested in production

Block Diagram



V^{2™} Control Method

The V^{2TM} method of control uses a ramp signal that is generated by the ESR of the output capacitors. This ramp is proportional to the AC current through the main inductor and is offset by the value of the DC output voltage. This control scheme inherently compensates for variation in either line or load conditions, since the ramp signal is generated from the output voltage itself. This control scheme differs from traditional techniques such as voltage mode, which generates an artificial ramp, and current mode, which generates a ramp from inductor current.




Figure 1: V2™ Control Diagram.

The $V^{2^{TM}}$ control method is illustrated in Figure 1. The output voltage is used to generate both the error signal and the ramp signal. Since the ramp signal is simply the output voltage, it is affected by any change in the output regardless of the origin of that change. The ramp signal also contains the DC portion of the output voltage, which allows the control circuit to drive the main switch to 0% or 100% duty cycle as required.

A change in line voltage changes the current ramp in the inductor, affecting the ramp signal, which causes the $V^{2^{\text{TM}}}$ control scheme to compensate the duty cycle. Since the change in inductor current modifies the ramp signal, as in current mode control, the $V^{2^{\text{TM}}}$ control scheme has the same advantages in line transient response.

A change in load current will have an affect on the output voltage, altering the ramp signal. A load step immediately changes the state of the comparator output, which controls the main switch. Load transient response is determined only by the comparator response time and the transition speed of the main switch. The reaction time to an output load step has no relation to the crossover frequency of the error signal loop, as in traditional control methods.

The error signal loop can have a low crossover frequency, since transient response is handled by the ramp signal loop. The main purpose of this slow feedback loop is to provide DC accuracy. Noise immunity is significantly improved, since the error amplifier bandwidth can be rolled off at a low frequency. Enhanced noise immunity improves remote sensing of the output voltage, since the noise associated with long feedback traces can be effectively filtered.

The Bode plot in Figure 2 shows the gain and phase margin

of the CS-5166 single pole feedback loop and demonstrates \overrightarrow{g} the overall stability of the CS-5166-based regulator.




Figure 2: Feedback loop Bode Plot.

Line and load regulation are drastically improved because there are two independent voltage loops. A voltage mode controller relies on a change in the error signal to compensate for a deviation in either line or load voltage. This change in the error signal causes the output voltage to change corresponding to the gain of the error amplifier, which is normally specified as line and load regulation.

A current mode controller maintains fixed error signal under deviation in the line voltage, since the slope of the ramp signal changes, but still relies on a change in the error signal for a deviation in load. The V^{2TM} method of control maintains a fixed error signal for both line and load variation, since the ramp signal is affected by both line and load.

Constant Off-Time

To maximize transient response, the CS-5166 uses a Constant Off-Time method to control the rate of output pulses. During normal operation, the Off-Time of the high side switch is terminated after a fixed period, set by the C_{OFF} capacitor. To maintain regulation, the $V^{Z^{TM}}$ Control Loop varies switch On-Time. The PWM comparator monitors the output voltage ramp, and terminates the switch On-Time.

Constant Off-Time provides a number of advantages. Switch duty Cycle can be adjusted from 0 to 100% on a pulse-by pulse basis when responding to transient conditions. Both 0% and 100% Duty Cycle operation can be maintained for extended periods of time in response to Load or Line transients. PWM Slope Compensation to avoid sub-harmonic oscillations at high duty cycles is avoided.

Switch On-Time is limited by an internal 30 s (typical) timer, minimizing stress to the Power Components

Programmable Output

The CS-5166 is designed to provide two methods for programming the output voltage of the power supply. A five bit on board digital to analog converter (DAC) is used to program the output voltage within two different ranges.

The first range is 2.125V to 3.525V in 100mV steps, the second is 1.325V to 2.075V in 50mV steps, depending on the digital input code. If all five bits are left open, the CS-5166 enters adjust mode. In adjust mode, the designer can choose any output voltage by using resistor divider feedback to the V_{FB} pin, as in traditional controllers. The CS-5166 is specifically designed to meet or exceed Intel s Pentium" II specifications.

Start-up

Until the voltage on the V_{CC} Supply pin exceeds the 3.95V monitor threshold, the Soft Start and Gate pins are held low. The Fault latch is Reset (no Fault condition). The output of the Error Amp (COMP) is pulled up to 1V by the Comp Clamp. When the V_{CC} pin exceeds the monitor threshold, the GATE(H) output is activated, and the Soft Start Capacitor begins charging. The GATE(H) output will remain on, enabling the NFET switch, until terminated by either the PWM Comparator, or the Maximum On-Time Timer.

If the Maximum On-Time is exceeded before the regulator output voltage achieves the 1V level, the pulse is terminated. The GATE(H) pin drives low, and the GATE(L) pin drives high for the duration of the Extended Off-Time. This time is set by the Time-out Timer and is approximately equal to the Maximum On-Time, resulting in a 50% Duty Cycle. The GATE(L) Pin will then drive low, the GATE(H) pin will drive high, and the cycle repeats.

When regulator output voltage achieves the 1V level present at the Comp pin, regulation has been achieved and normal Off-Time will ensue. The PWM comparator terminates the switch On-Time, with Off-Time set by the C_{OFF} Capacitor. The $V^{2^{\text{TM}}}$ control loop will adjust switch Duty Cycle as required to ensure the regulator output voltage tracks the output of the Error Amp.

The Soft Start and Comp capacitors will charge to their final levels, providing a controlled turn-on of the regulator output. Regulator turn-on time is determined by the Comp capacitor charging to its final value. Its voltage is limited by the Soft Start Comp clamp and the voltage on the Soft Start pin.




Figure 3: Demonstration board startup in response to increasing 12V and 5V input voltages. Extended off time is followed by normal off time operation when output voltage achieves regulation to the error amplifier output.




Figure 4: Demonstration board startup waveforms.




Figure 5: Demonstration board enable startup waveforms.

Normal Operation

During Normal operation, Switch Off-Time is constant and set by the C_{OFF} capacitor. Switch On-Time is adjusted by the $V^{Z^{TM}}$ Control loop to maintain regulation. This results in changes in regulator switching frequency, duty cycle, and output ripple in response to changes in load and line. Output voltage ripple will be determined by inductor ripple current and the ESR of the output capacitors (see Figures 6 and 7).




Figure 6: Normal Operation showing Output Inductor Ripple Current and Output Voltage Ripple, 0.5A Load, V_{OUT} = +2.825V (DAC = 10111).




Figure 7: Normal Operation showing Output Inductor Ripple Current and Output Voltage Ripple, $I_{LOAD} = 14A$, $V_{OUT} = +2.825V$ (DAC = 10111).

Transient Response

The CS-5166 V^{2™} Control Loop s 150ns reaction time provides unprecedented transient response to changes in input voltage or output current. Pulse-by-pulse adjustment of duty cycle is provided to quickly ramp the inductor current to the required level. Since the inductor current cannot be changed instantaneously, regulation is maintained by the output capacitor(s) during the time required to slew the inductor current.

Overall load transient response is further improved through a feature called Adaptive Voltage Positioning . This technique pre-positions the output capacitors voltage to reduce total output voltage excursions during changes in load.

Holding tolerance to 1% allows the error amplifiers reference voltage to be targeted +25mV high without compromising DC accuracy. A Droop Resistor, implemented through a PC board trace, connects the Error Amps feed-

back pin (V_{FB}) to the output capacitors and load and carries the output current. With no load, there is no DC drop across this resistor, producing an output voltage tracking the Error amps, including the +25mV offset. When the full load current is delivered, a 50mV drop is developed across this resistor. This results in output voltage being offset - 25mV low.

The result of Adaptive Voltage Positioning is that additional margin is provided for a load transient before reaching the output voltage specification limits. When load current suddenly increases from its minimum level, the output capacitor is pre-positioned +25mV. Conversely, when load current suddenly decreases from its maximum level, the output capacitor is pre-positioned -25mV (see Figures 8, 9, and 10). For best Transient Response, a combination of a number of high frequency and bulk output capacitors are usually used.

If the Maximum On-Time is exceeded while responding to a sudden increase in Load current, a normal off-time occurs to prevent saturation of the output inductor.




Figure 8: Output Voltage Transient Response to a 14A load pulse, V_{OUT} = 2.825V (DAC = 10111).




Figure 9: Output Voltage Transient Response to a 14A load step, $V_{OUT} = 2.825V$ (DAC = 10111).




Figure 10: Output Voltage Transient Response to a 14A load turn-off, $V_{OUT} = +2.825V$ (DAC = 10111).

Power Supply Sequencing

The CS-5166 offers inherent protection from undefined start-up conditions, regardless of the 12V and 5V supply power-up sequencing. The turn-on slew rates of the 12V and 5V power supplies can be varied over wide ranges without affecting the output voltage or causing detrimental effects to the buck regulator.

Profession and Monitoring Realines

Over-Current Protection

A loss-less hiccup mode current limit protection feature is provided, requiring only the Soft Start capacitor to implement. The CS-5166 provides overcurrent protection by sensing the current through a Droop resistor, using an internal current sense comparator. The comparator compares this voltage drop to an internal reference voltage of 76mV (typical).

If the voltage drop across the Droop resistor exceeds this threshold, the current sense comparator allows the fault latch to be set. This causes the regulator to stop switching. During this over current condition, the CS-5166 stays off for the time it takes the Soft Start capacitor to slowly discharge by a 2 A current source until it reaches its lower 0.7V threshold.

At that time the regulator attempts to restart normally by delivering short gate pulses to both FETs. The CS-5166 will operate initially in its extended off time mode with a 50% duty cycle, while the Soft Start capacitor is charged with a 60 A charge current. The gates will switch on while the Soft Start capacitor is charged to its upper 2.7V threshold. During an overload condition the Soft Start charge /discharge current ratio sets the duty cycle for the pulses (2 A/60 A = 3.3%), while actual duty cycle is half that due to the extended off time mode (1.65%) when $V_{\rm FB}$ is less than 1V. The Soft Start hiccup pulses last for a 3ms period at the end of which the duty cycle repeats if a fault is detected, otherwise normal operation resumes.

This protection scheme minimizes thermal stress to the regulator components, input power supply, and PC board traces, as the over current condition persists. Upon removal of the overload, the fault latch is cleared, allowing normal operation to resume. The current limit trip point can be adjusted through an external resistor, providing the user with the current limit set-point flexibility.




Figure 11: Demonstration board hiccup mode short circuit protection. Gate pulses are delivered while the Soft Start capacitor charges, and cease during discharge.




Figure 12: Demonstration board Start up with regulator output shorted to ground.

Overvoltage Protection

Overvoltage protection (OVP) is provided as result of the normal operation of the V^{2™} control topology and requires no additional external components. The control loop responds to an overvoltage condition within 100ns, causing the top MOSFET to shut off, disconnecting the regulator from its input voltage. The bottom MOSFET is then activated, resulting in a crowbar action to clamp the output voltage and prevent damage to the load (see Figures 13 and 14). The regulator will remain in this state until the overvoltage condition ceases or the input voltage is pulled low. The bottom FET and board trace must be properly designed to implement the OVP function. If a dedicated OVP output is required, it can be implemented using the circuit in Figure 15. In this figure the OVP signal will go high (overvoltage condition), if the output voltage (V_{CORE}) exceeds 20% of the voltage set by the particular DAC code

and provided that PWRGD is low. It is also required that the overvoltage condition be present for at least the PWRGD delay time for the OVP signal to be activated. The resistor values shown in Figure 15 are for $V_{DAC} = +2.8V$ (DAC = 10111). The V_{OVP} (overvoltage trip-point) can be set using the following equation:

$$V_{OVP} = V_{BEQ3} \left(1 + \frac{R2}{R1} \right)$$




Figure 13: OVP response to an input-to-output short circuit by immediately providing 0% duty cycle, crow-barring the input voltage to ground.




Figure 14: OVP response to an input-to-output short circuit by pulling the input voltage to ground.




Figure 15: Circuit to implement a dedicated OVP output using the CS-5166.

Power-Good Circuit

The Power-Good pin (pin 13) is an open-collector signal consistent with TTL DC specifications. It is externally pulled -up, and is pulled low (below 0.3V) when the regulator output voltage typically exceeds -8.5% of the nominal output voltage. Maximum output voltage deviation before Power-Good is pulled low is -12%.




Figure 16: PWRGD signal becomes logic high as V_{OUT} enters -8.5% of lower PWRGD threshold, V_{OUT} = +2.825V (DAC = 10111).




Figure 17: Power-Good response to an out of regulation condition.

Figure 17 shows the relationship between the regulated output voltage $V_{\rm B}$ and the Power-Good signal. To prevent Power-Good from interrupting the CPU unnecessarily, the CS-5166 has a built-in delay to prevent noise at the $V_{\rm B}$ pin from toggling Power-Good. The internal time delay is designed to take about 75 s for Power-Good to go low and 65 s for it to recover. This allows the Power-Good signal to be completely insensitive to out of regulation conditions that are present for a duration less than the built in delay (see Figure 18).

It is therefore required that the output voltage attains an out of regulation or in regulation level for at least the builtin delay time duration before the Power-Good signal can change state.




Figure 18: Power-Good is insensitive to out of regulation conditions that are present for a duration less than the built in delay.

External Output Enable Circuit

On/off control of the regulator can be implemented through the addition of two additional discrete components (see Figure 19). This circuit operates by pulling the Soft Start pin high, and the I_{SENSE} pin low, emulating a current limit condition.




Figure 19: Implementing shutdown with the CS-5166.

Selecting External Components

The CS-5166 buck regulator can be used with a wide range of external power components to optimize the cost and performance of a particular design. The following information can be used as general guidelines to assist in their selection.

NFET Power Transistors

Both logic level and standard FETs can be used. The reference designs derive gate drive from the 12V supply which is generally available in most computer systems and utilize logic level FETs. A charge pump may be easily implemented to permit use of standard FETs or support 5V or 12V only systems (maximum of 20V). Multiple FETs may be paralleled to reduce losses and improve efficiency and thermal management.

Voltage applied to the FET gates depends on the application circuit used. Both upper and lower gate driver outputs are specified to drive to within 1.5V of ground when in the low state and to within 2V of their respective bias supplies when in the high state. In practice, the FET gates will be driven rail to rail due to overshoot caused by the capacitive load they present to the controller IC. For the typical application where $V_{\rm CC}$ = 12V and 5V is used as the source for the regulator output current, the following gate drive is provided:

$$V_{GS (TOP)} = 12V - 5V = 7V, V_{GS(BOTTOM)} = 12V,$$

(see Figure 20).




Figure 20: Gate drive waveforms depicting rail to rail swing.




Figure 21: Normal Operation showing the guaranteed Non-Overlap time between the High and Low - Side MOSFET Gate Drives, $I_{LOAD} = 14A$.

The CS-5166 provides adaptive control of the external NFET conduction times by guaranteeing a typical 65ns non-overlap (as seen in Figure 21) between the upper and lower MOSFET gate drive pulses. This feature eliminates the potentially catastrophic effect of shoot-through current, a condition during which both FETs conduct causing them to overheat, self-destruct, and possibly inflict irreversible damage to the processor.

The most important aspect of FET performance is RDS_{ON} , which effects regulator efficiency and FET thermal management requirements.

The power dissipated by the MOSFETs may be estimated as follows:

Switching MOSFET:

Power =
$$I_{LOAD}^2 \times RDS_{ON} \times duty cycle$$

Synchronous MOSFET:

Power =
$$I_{LOAD}^2 \times RDS_{ON} \times (1 - duty cycle)$$

Duty Cycle =

$$\frac{V_{\text{OUT}} + (I_{\text{LOAD}} \times \text{RDS}_{\text{ON OF SYNCH FET}})}{V_{\text{IN}} + (I_{\text{LOAD}} \times \text{RDS}_{\text{ON OF SYNCH FET}}) - (I_{\text{LOAD}} \times \text{RDS}_{\text{ON OF SWITCH FET}})}$$

Off Time Capacitor (COFF)

The C_{OFF} timing capacitor sets the regulator off time:

$$T_{OFF} = C_{OFF} \times 4848.5$$

The preceding equation for Duty Cycle can also be used to calculate the regulator switching frequency and select the C_{OFF} timing capacitor:

$$C_{\text{OFF}} = \frac{\text{Period} \times (1-\text{Duty Cycle})}{4848.5}$$

where

period =
$$\frac{1}{\text{switching frequency}}$$
.

Schottky Diode for Synchronous FET

For synchronous operation, A Schottky diode may be placed in parallel with the synchronous FET to conduct the inductor current upon turn off of the switching FET to improve efficiency. The CS-5166 reference circuit does not use this device due to its excellent design. Instead, the body diode of the synchronous FET is utilized to reduce cost and conducts the inductor current. For a design operating at 200kHz or so, the low non-overlap time combined with Schottky forward recovery time may make the benefits of this device not worth the additional expense. The power dissipation in the synchronous MOSFET due to body diode conduction can be estimated by the following equation:

Power = $V_{bd} \times I_{LOAD} \times$ conduction time \times switching frequency

Where V_{bd} = the forward drop of the MOSFET body diode. For the CS-5166 demonstration board:

Power = $1.6V \times 14.2A \times 100$ ns $\times 200$ kHz = 0.45WThis is only 1.1% of the 40W being delivered to the load.

Droop Resistor for Adaptive Voltage Positioning

Adaptive voltage positioning is used to help keep the output voltage within specification during load transients. To implement adaptive voltage positioning a Droop Resistor must be connected between the output inductor and output capacitors and load. This resistor carries the full load current and should be chosen so that both DC and AC tolerance limits are met. An embedded PC trace resistor has the distinct advantage of near zero cost implementation. However, this droop resistor can vary due to three reasons: 1) the sheet resistivity variation causes the thickness of the PCB layer to vary. 2) the mismatch of L/W, and 3) temperature variation.

1) Sheet Resistivity

for one ounce copper, the thickness variation is typically 1.15 mil to 1.35 mil. Therefore the error due to sheet resistivity is:

$$\frac{1.35 - 1.15}{1.25} = 16\%$$

2) Mismatch due to L/W

The variation in L/W is governed by variations due to the PCB manufacturing process that affect the geometry and the power dissipation capability of the droop resistor. The error due to L/W mismatch is typically 1%

3) Thermal Considerations

Due to $I^2 \times R$ power losses the surface temperature of the droop resistor will increase causing the resistance to increase. Also, the ambient temperature variation will contribute to the increase of the resistance, according to the formula:

$$R = R_{20} [1 + \alpha_{20} (T - 20)]$$

where:

 R_{20} = resistance at 20BC

$$\alpha = \frac{0.00393}{\text{BC}}$$

T= operating temperature

R = desired droop resistor value

For temperature $T = 50 \, \text{BC}$,

the % R change = 12%

Droop Resistor Tolerance

Tolerance due to sheet resistivity variation	16%
Tolerance due to L/W error	1%
Tolerance due to temperature variation	12%
Total tolerance for droop resistor	29%

In order to determine the droop resistor value the nominal voltage drop across it at full load has to be calculated. This voltage drop has to be such that the output voltage full load is above the minimum DC tolerance spec.

$$V_{DROOP(TYP)} = \frac{[V_{DAC(MIN)}^{-}V_{DC(MIN)}]}{1 + R_{DROOP(TOLERANCE)}}$$

Example: for a 300MHz Pentium II, the DC accuracy spec is 2.74 < $V_{\rm CC(CORE)}$ < 2.9V, and the AC accuracy spec is 2.67V < $V_{\rm CC(CORE)}$ <2.93V. The CS-5166 DAC output voltage is +2.796V < $V_{\rm DAC}$ < +2.853V. In order not to exceed

the DC accuracy spec, the voltage drop developed across the resistor must be calculated as follows:

$$V_{DROOP(TYP)} = \frac{[V_{DAC(MIN)}-V_{DC\ PENTIUM=II(MIN)}]}{1+R_{DROOP(TOLERANCE)}}$$
$$= \frac{2.796V-2.74V}{1.3} = 43mV$$

With the CS-5166 DAC accuracy being 1%, the internal error amplifier s reference voltage is trimmed so that the output voltage will be 25mV high at no load. With no load, there is no DC drop across the resistor, producing an output voltage tracking the error amplifier output voltage, including the offset. When the full load current is delivered, a drop of -43mV is developed across the resistor. Therefore, the regulator output is pre-positioned at 25mV above the nominal output voltage before a load turn-on. The total voltage drop due to a load step is "V-25mV and the deviation from the nominal output voltage is 25mV smaller than it would be if there was no droop resistor. Similarly at full load the regulator output is pre-positioned at 18mV below the nominal voltage before a load turn-off. the total voltage increase due to a load turn-off is "V-18mV and the deviation from the nominal output voltage is 18mV smaller than it would be if there was no droop resistor. This is because the output capacitors are pre-charged to value that is either 25mV above the nominal output voltage before a load turn-on or, 18mV below the nominal output voltage before a load turn-off (see Figure 8).

Obviously, the larger the voltage drop across the droop resistor (the larger the resistance), the worse the DC and load regulation, but the better the AC transient response.

Current Limit Setpoint Calculations

The following is the design equation used to set the current limit trip point by determining the value of the embedded PCB trace used as a current sensing element.

The current limit setpoint has to be higher than the normal

full load current. Attention has to be paid to the current




Figure 22: Circuit used to determine the voltage across the droop resistor that will trip the internal current sense comparator.

rating of the external power components as these are the first to fail during an overload condition. The MOSFET continuous and pulsed drain current rating at a given case temperature has to be accounted for when setting the current limit trip point. For example the IRL 3103S (D² PAK) MOSFET has a continuous drain current rating of 45A at $V_{GS}\!=\!10V$ and $T_{C}\!=\!100$ BC. Temperature curves on MOSEFET manufacturers data sheets allow the designer to determine the MOSFET drain current at a particular V_{GS} and T_{J} (junction temperature). This, in turn, will assist the designer to set a proper current limit, without causing device breakdown during an overload condition.

For a 300MHz Pentium $^{\rm n}$ II CPU the full load is 14.2A. The internal current sense comparator current limit voltage limits are: 55mV < V_{TH} < 130mV. Also, there is a 29% total variation in R_{SENSE} as discussed in the previous section.

We select the value of the current sensing element (embedded PCB trace) for the minimum current limit setpoint:

$$R_{SENSE(MAX)} = \frac{V_{TH(MIN)}}{I_{CL(MIN)}} \Rightarrow R_{SENSE} \times 1.29 = \frac{55mV}{14.2A} \Rightarrow$$

$$R_{SENSE} \times 1.29 = 3.87 \text{m} \Rightarrow R_{SENSE} = 3 \text{m}$$

We calculate the range of load currents that will cause the internal current sense comparator to detect an overload condition.

From the overcurrent detection data section (pg 3),

Nominal Current Limit Setpoint

$$V_{TH(TYP)} = 76mV$$
.

$$I_{CL(NOM)} = \frac{V_{TH(TYP)}}{R_{SENSE(NOM)}}$$

Maximum Current Limit Setpoint

Therefore,
$$I_{CL(NOM)} = \frac{76mV}{3m\%} = 25.3A$$

 $V_{TH(MAX)} = 110 \text{mV}.$

Therefore,

$$I_{CL(MAX)} =$$

$$\frac{110\text{mV}}{R_{\text{SENSE(MIN)}}} = \frac{110\text{mV}}{R_{\text{SENSE}} \times 0.71} = \frac{110\text{mV}}{3\text{m}\% \times 0.71} = 51.6\text{A}$$

Therefore, the range of load currents that will cause the internal current sense comparator to detect an overload condition through a 3m% embedded PCB trace is: 14.2A < $I_{\rm CL}$ < 51.6A, with 25.3A being the nominal overload condition.

There may be applications whose layout will require the use of two extra filter components, a 510% resistor in series with the I_{SFNSF} pin, and a 0.1 F capacitor between the

 I_{SENSE} and V_{FB} pins. These are needed for proper current limit operation and the resistor value is layout dependent.

This series resistor affects the calculation of the current limit setpoint, and has to be taken into account when determining an effective current limit.

The calculations below show how the current limit setpoint is determined when this 510% is taken into consideration.

$$V_{TRIP} = V_{TH} + (I_{SENSE} \times R_{ISENSE}) - (R_{FB} \times I_{FB})$$

Where V_{TRIP} = voltage across the droop resistor that trips the I_{SFNSF} comparator

V_{TH} = internal I_{SENSE} comparator threshold I_{SENSE} = I_{SENSE} bias current

 $R_{ISENSE} = I_{SENSE}$ pin 510% filter resistor

 $R_{\rm FB} = V_{\rm FB}$ pin 3.3K filter resistor

 $I_{FB} = V_{FB}$ bias current

Minimum current sense resistor (droop resistor) voltage drop required for current limit when R_{ISFNSF} is used

$$V_{TRIP(MIN)} = 55mV + (13~A \times 510) - (3.3K \times 1~A) = 55mV + 6.6mV - 3.3mV = 58.3mV$$

Nominal current sense resistor (droop resistor) voltage drop required for current limit when R_{ISENSE} is used

$$V_{TRIP(NOM)} = 76mV + (30 \text{ A} \times 510) - (3.3K \times 0.1 \text{ A}) = 76mV + 15.3mV - 0.33mV = 90.97mV$$

Maximum current sense resistor (droop resistor) voltage drop required for current limit when R_{ISENSE} is used

$$V_{TRIP(MAX)} = 110 \text{mV} + (50 \text{ A} \times 510) = 110 \text{mV} + 25.5 \text{mV} = 135.5 \text{mV}$$

The value of R_{SENSE} (current sense PCB trace) is then calculated:

$$R_{SENSE(MAX)} = \frac{58.3 \text{mV}}{14.2 \text{A}} = 4.1 \text{m}\%$$

$$R_{SENSE(NOM)} = \frac{R_{SENSE(MAX)}}{1.29} = \frac{4.1 \text{m}\% \text{m}}{1.29} = 3.18 \text{m}\%$$

The range of load currents that will cause the internal current sense comparator to detect an overload condition is as follows:

Nominal Current Limit Setpoint

$$I_{CL(NOM)} = V_{TRIP(NOM)} / R_{SENSE(NOM)}$$

Therefore,

$$I_{CL(NOM)} = 90.97 \text{mV} / 3.18 \text{m}\% = 28.6 \text{A}$$

Maximum Current Limit Setpoint

 $I_{CL(MAX)} = V_{TRIP(MAX)} / R_{SENSE(MAX)}$

Therefore,

$$I_{CL(MAX)} = 135 \text{mV} / 3.18 \text{m} \% \times 0.71 = 60 \text{A}$$

Therefore, the range of load currents that will cause the internal current sense comparator to detect an overload condition through a 3m‰ embedded PCB trace is: 14.2A < ICL 60A, with 28.6A being the nominal overload condition.

Design Rules for Using a Droop Resistor

The basic equation for laying an embedded resistor is:

$$R_{AR} = \rho \times \frac{L}{A}$$
 or $R = \rho \times \frac{L}{(W \times t)}$

where:

A= W \times t = cross-sectional area ρ = the copper resistivity (% - mil)

L= length (mils)

W = width (mils)

t = thickness (mils)

For most PCBs the copper thickness, t, is 35 m (1.37 mils) for one ounce copper. $\rho = 717.86 \%$ -mil

For a Pentium^B II load of 14.2A the resistance needed to create a 43mV drop at full load is:

$$R_{DROOP} = \frac{43mV}{I_{OUT}} = \frac{43mV}{14.2A} = 3.0m\%$$

The resistivity of the copper will drift with the temperature according to the following guidelines:

$$^{\sim}R = 12\% @ T_A = +50BC$$

$$^{\circ}R = 34\% @T_A = +100BC$$

Droop Resistor Width Calculations

The droop resistor must have the ability to handle the load current and therefore requires a minimum width which is calculated as follows (assume one ounce copper thickness):




Figure 23: Current sharing of a 2.8V/30A power supply using two CS-5166 synchronous buck regulators.

$$W = \frac{I_{LOAD}}{0.05}$$

where:

W = minimum width (in mils) required for proper power dissipation, and I_{LOAD} Load Current Amps.

The Pentium II maximum load current is 14.2A.

Therefore:

$$W = \frac{14.2A}{0.05} = 284 \text{ mils} = 0.7213 \text{cm}$$

Droop Resistor Length Calculation

$$L = \frac{R_{DROOP} \times W \times t}{\rho} = \frac{0.0030 \times 284 \times 1.37}{717.86} = 1626 \text{ mil} = 4.13 \text{cm}$$

Implementing current sharing using the Droop Resistor

In addition to improving load transient performance, the CS-5166 V^{Z™} control method allows the droop resistor to provide the additional capability to easily implement current sharing. Figure 23 shows a simplified schematic of two current sharing synchronous buck regulators. Each buck regulator s droop resistor is terminated at the load. The PWM control signal from each Error Amp is connected together, causing the inner PWM loop to regulate to a common voltage. Since the voltage at each resistor terminal is the same, this configuration results in equal voltage being applied across each matched droop resistor. The result is equal current flowing through each buck regulator. An additional benefit is that synchronization to a common switching frequency tends to be achieved because each regulator shares a common PWM ramp signal.

In practice, each buck regulator will regulate to a slightly different output voltage due to mismatching of the PWM comparators, slope of the PWM ramp (output voltage ripple), and propagation delays. At light loads, the result can be very poor current sharing. With zero output current, some regulators may be sourcing current while others may be sinking current.

This results in additional power dissipation and lower efficiency than would be obtained by a single regulator. This is usually not an issue since efficiency is most important when a supply is fully loaded.

This effect is similar to the difference in efficiency between synchronous and non-synchronous buck regulators. Synchronous Buck regulators have lower efficiency at light loads because inductor current is always continuous, flowing from the load to ground during switch off-time through the synchronous rectifier. Under full load conditions, the synchronous design is more efficient due to the lower voltage drop across the synchronous rectifier. Likewise, the efficiency of droop sharing regulators will be lower at light loads due to the continuous current flow in the droop resistors. Efficiency at heavy loads tends to be higher due to reduced I²R losses.

The output current of each regulator can be calculated from:

$$I_N = (V_{OUT(N)} - V_{OUT}) / R_{DROOP(N)}$$

where: $V_{OUT(N)}$ and $R_{DROOP(N)}$ are the output voltage and droop resistance of a particular regulator and V_{OUT} is the system output voltage. Output current is the sum of each regulator s current:

$$I_{OUT} = I1 + I2 + I_{N}$$

Current sharing improves with increasing load current. The increasing voltage drop across the droop resistor due to increasing load current eventually swamps out the differences in regulator output voltages. If a large enough voltage can be developed across the droop resistors, current sharing accuracy will be determined solely by their matching. To realize the benefits of current sharing, it is not necessary to obtain perfect matching. Keeping output currents within +/- 10% is usually acceptable.

For microprocessor applications, the value of the droop resistor must be selected to optimize adaptive voltage positioning, current sharing, current limit and efficiency. Current sharing is realized by simply connecting the COMP pins of the respective buck regulators, as shown in Figure 23.

Figure 24 shows operation with no load. In this case, there is insufficient output voltage ripple across the droop resistors to produce complete synchronization. Duty Cycle is close to the theoretical 56% (V_{OUT}/V_{IN}) resulting in a switching frequency of approximately 275kHz.

Figure 25 shows operation with a 30 Amp load. Synchronization between the two regulators is now obtained due to increased ripple voltage. Increased losses cause the V^{2TM} control loop to increase on-time to compensate. This results in a larger duty cycle and a corresponding decrease in switching frequency to 233kHz.




Figure 24: No load waveforms.




Figure 25: 30A load waveforms.




Figure 26: 15A load transient waveforms.

The benefit of adaptive voltage positioning in reducing the voltage spike can readily be seen. The differences in DC voltage and duty cycle can also be observed. This particular transient occurred near the beginning of regulator off-time, resulting in a longer recovery time and increased voltage spike.

Output Inductor

The inductor should be selected based on its inductance, current capability, and DC resistance. Increasing the inductor value will decrease output voltage ripple, but degrade transient response.

Inductor Ripple Current

$$\label{eq:Ripple current} \begin{aligned} \text{Ripple current} &= \frac{\left[\left(V_{\text{IN}} - V_{\text{OUT}} \right) \times V_{\text{OUT}} \right]}{\left(\text{Switching Frequency } \times L \times V_{\text{IN}} \right)} \end{aligned}$$

Example: $V_{IN} = +5V$, $V_{OUT} = +2.8V$, $I_{LOAD} = 14.2A$, L = 1.2 H, Freq = 200KHz

Ripple current =
$$\frac{[(5V-2.8V) \times 2.8V]}{[200KHz \times 1.2 \text{ H} \times 5V]} = 5.1A$$

Output Ripple Voltage

 V_{RIPPLE} = Inductor Ripple Current \times Output Capacitor FSR

Example:

 $V_{IN} = +5V$, $V_{OUT} = +2.8V$, $I_{LOAD} = 14.2A$, L = 1.2 H, Switching Frequency = 200KHz

Output Ripple Voltage = $5.1A \times$ Output Capacitor ESR (from manufacturer s specs)

ESR of Output Capacitors to limit Output Voltage Spikes

$$ESR = \frac{\Delta V_{OUT}}{\Delta I_{OUT}}$$

This applies for current spikes that are faster than regulator response time. Printed Circuit Board resistance will add to the ESR of the output capacitors.

In order to limit spikes to 100 mV for a 14.2 A Load Step, ESR = 0.1/14.2 = 0.007%.

Inductor Peak Current
Peak Current = Maximum Load Current + (Current / 2)

Example: V_{IN} = +5V, V_{OUT} = +2.8V, I_{LOAD} = 14.2A, L = 1.2 H, Freq = 200KHz

Peak Current =
$$14.2A + (5.1/2) = 16.75A$$

A key consideration is that the inductor must be able to deliver the Peak Current at the switching frequency without saturating.

Response Time to Load Increase

(limited by Inductor value unless Maximum On-Time is exceeded)

Response Time =
$$\frac{L \times \Delta I_{OUT}}{(V_{IN}-V_{OUT})}$$

Example: $V_{IN} = +5V$, $V_{OUT} = +2.8V$, L = 1.2 H, 14.2A change in Load Current

Response Time =
$$\frac{1.2 \text{ H} \times 14.2 \text{A}}{(5\text{V}-2.8\text{V})} = 7.7 \text{ s}$$

Response Time to Load Decrease (limited by Inductor value)

$$Response\ Time = \frac{L \times Change\ in\ I_{OUT}}{V_{OUT}}$$

Example: $V_{OUT} = +2.8V$, 14.2A change in Load Current, L = 1.2 H

Response Time =
$$\frac{1.2 \text{ H} \times 14.2 \text{A}}{2.8 \text{V}} = 6.1 \text{ s}$$

Input and Output Capacitors

These components must be selected and placed carefully to yield optimal results. Capacitors should be chosen to provide acceptable ripple on the input supply lines and regulator output voltage. Key specifications for input capacitors are their ripple rating, while ESR is important for output capacitors. For best transient response, a combination of low value/high frequency and bulk capacitors placed close to the load will be required.

in a maintana da aman

Thermal Considerations for Power MOSFETs and Diodes

In order to maintain good reliability, the junction temperature of the semiconductor components should be kept to a maximum of 125¡C or lower. The thermal impedance (junction to ambient) required to meet this requirement can be calculated as follows:

Thermal Impedance =
$$\frac{T_{J(MAX)} - T_{A}}{Power}$$

A heatsink may be added to TO-220 components to reduce their thermal impedance. A number of PC board layout techniques such as thermal bias and additional copper foil area can be used to improve the power handling capability of surface mount components.

EMI Management

As a consequence of large currents being turned on and off at high frequency, switching regulators generate noise as a consequence of their normal operation. When designing for compliance with EMI/EMC regulations, additional components may be added to reduce noise emissions. These components are not required for regulator operation and experimental results may allow them to be eliminated. The input filter inductor may not be required because bulk filter and bypass capacitors, as well as other loads located on the board will tend to reduce regulator di/dt effects on the circuit board and input power supply. Placement of the power component to minimize routing distance will also help to reduce emissions.




Figure 27: Filter components.

Figure 28: Input Filter.

Layout Guidelines

When laying out the CPU buck regulator on a printed circuit board, the following checklist should be used to ensure proper operation of the CS-5166.

- 1) Rapid changes in voltage across parasitic capacitors and abrupt changes in current in parasitic inductors are major concerns for a good layout.
- 2) Keep high currents out of sensitive ground connections. Avoid connecting the IC Gnd (LGnd) between the source of the lower FET and the input capacitor Gnd.
- 3) Avoid ground loops as they pick up noise. Use star or single point grounding.
- 4) For high power buck regulators on double-sided PCBs a single large ground plane (usually the bottom) is recommended.
- 5) Even though double-sided PCBs are usually sufficient for a good layout, four-layer PCBs are the optimum approach to reducing susceptibility to noise. Use the two internal layers as the +5V and Gnd planes, the top layer for the power connections and component vias, and the bottom layer for the noise sensitive traces.
- 6) Keep the inductor switching node small by placing the output inductor, switching and synchronous FETs close together.
- 7) The FET gate traces to the IC must be as short, straight, and wide as possible. Ideally, the IC has to be placed right next to the FETs.
- 8) Use fewer, but larger output capacitors, keep the capacitors clustered, and use multiple layer traces with heavy copper to keep the parasitic resistance low.
- 9) Place the switching FET as close to the +5V input capacitors as possible.
- 10) Place the output capacitors as close to the load as possible.
- 11) Place the V_{FB} filter resistor in series with the

V_B pin (pin 16) right at the pin.

- 12) Place the $V_{F\!B}$ filter capacitor right at the $V_{F\!B}$ pin (pin 16).
- 13) The Droop Resistor (embedded PCB trace) has to be wide enough to carry the full load current.
- 14) Place the $V_{\rm CC}$ bypass capacitor as close as possible to the $V_{\rm CC}$ pin and connect it to the PGnd pin of the IC. Connect the PGnd pin directly to the Gnd plane.
- 15) Create a subground (local Gnd) plane preferably on the PCB top layer and under the IC controller. Connect all logic capacitor returns and the LGnd pin of the IC to this plane. Connect the subground plane to the main Gnd plane using a minimum of four (4) vias.

Pulse Skipping

Pulse skipping occurs when narrow pulses between two consecutive gate or inductor switching node pulses can be observed.





Figure 29: Pulse skipping.

These are caused by parasitic inductance due to a poor layout, or by the lack of sufficient ripple at the output for the regulator to operate normally. In case of a poor layout, attention has to be paid to the V_{FB} filter capacitor value (1000pf), and to the V_{CC} bypass capacitor (1 F). The designer may also need to generate artificial ripple by using a 200K-750K resistor from the inductor switching node to the V_{FB} pin and an equal value resistor from the V_{FB} pin to ground (a resistor divider to maintain DC accuracy). When sufficient output voltage ripple is not present, the V_{FB} filter capacitor value can be decreased to 100pf, and artificial ripple can be used with the resistor divider mentioned previously.

Typical Performance Characteristics







Figure 30: GATE(L) Risetime vs. Load Capacitance.

Figure 33: GATE(H) Risetime vs. Load Capacitance.







Figure 31: GATE(H) & GATE(L) Falltime vs. Load Capacitance.

Figure 34: DAC Output Voltage vs Temperature, DAC Code = 10111, $V_{\rm CC}$ = 12V.






Figure 32: Percent Output Error vs DAC Voltage Setting, $V_{CC}=12V, T_A=25\beta C, V_{ID4}=0. \label{eq:VCC}$

Figure 35: Percent Output Error vs. DAC Output Voltage Setting $V_{CC} = 12V, T_A = 25 BC, V_{ID4} = 1. \label{eq:VCC}$

Additional Application Circuits




Figure 36: +12V to +2.8V @ 14.2A for 300 MHz Pentium* II.





Figure 37: +5V to +2.8V @ 14.2A for 300 MHz Pentium*II.

Package Specification

FAOR ACE DIMENSIONS IN MARKING ELS						
			D			
Lead Count	Met	tric	English			
	Max	Min	Max	Min		
16L SO Wide	10.46	10.21	.412	.402		

PACKAGE THERMAL DATA						
Therma	al Data	16L SO Wide				
R _{⊕JC}	typ	23	BC/W			
$R_{\Theta JA}$	typ	105	BC/W			



Ordering Information						
Part Number	Description					
CS-5166DW16	16L SO Wide					
CS-5166DWR16	16L SO Wide Tape & Reel					

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.