Q

High Speed CMOS 9-bit FIFO Buffer Memories

512x9: QS7201 1Kx9: QS7202


FEATURES/BENEFITS

- · 12 ns flag and data access times
- · Fully Asynchronous Read and Write
- · Zero fall-through time
- · Expandable in depth with no speed loss
- TTL input and output level compatible
- Military product compliant to MIL-STD-883, Class B
- 50 MHz cycle time
- Retransmit capability
- Dual Port RAM-based cell using 6T technology
- Available in 300 mil/600 mil PDIP, SOIC, SOJ, 300 mil/600 mil CERDIPs, PLCC, LCC
- · Low Power with industry standard pinouts

DESCRIPTION


The QS7201 and QS7202 are 512x9 and 1Kx9 FIFOs respectively. These FIFOs use a dual-port RAM based architecture and have independent read and write pointers. This allows high speed and zero fall-through time. The read and write pointers are incremented on the rising edges of the Read and Write lines. The flag circuitry is based on a patented high speed design, giving precise half-full, full, and empty conditions. These flags also prevent the FIFO from being written into when full or being read from when empty. These FIFOs are easily cascadable to any depth and expandable to any width without any speed penalty. Retransmit resets the read pointer to memory locationm zero, and is useful for data communications, digital filtering, and video line doubling applications.

FUNCTIONAL BLOCK DIAGRAM




Note: XO and HF share the same pin so the half-full flag is available only in standalone, not depth expansion mode.

PINOUTS



ALL PINS TOP VIEW



PIN DESCRIPTIONS

Name	1/0	Description
Di	1	Data Inputs
Qi	0	Data Outputs
R	ı	Read Clock
₩	ı	Write Clock
EF	0	Empty Flag
FF	0	Full Flag

Name	1/0	Description
RS	1	Reset
FL/RT	1	First Load/Retransmit
স	1	Expansion Clock In
XO/HF	0	Expansion Clock Out/ Half Full Flag

FUNCTION TABLES

RESET AND RETRANSMIT FUNCTION TABLE

Stand Alone Device or Width Expansion

MODE	11	NPUT	S	INTERNAL	OUTPUTS			
	R S	FC/ RT	XI	Read Pointer	EF	FF	HF	
Reset	L	Х	L	Location Zero	Location Zero	L	Н	Н
Retransmit	Н	L	L	Location Zero	Unchanged	(3)	(3)	(3)
Read/Write	Н	Н	L	Increment (1)	increment (2)	(4)	(4)	(4)

Notes:

- (1) The Read Pointer will increment if the FIFO is not empty.
- (2) The Write flag will increment if the FIFO is not full.
- (3) The flags will change after the retransmit operation and will correspond to the read pointer being at location zero.
- (4) The flags will reflect the relative locations of the read and write pointers.

RESET AND FIRST LOAD FUNCTION TABLE

MODE	[]	NPUT	S	INTERNAL	OUTPUTS			
	RS	FC/ RT	সা	Read Pointer	Write Pointer	EF	FF	ĦF
Reset 1st Device	L	L	(1)	Location Zero	Location Zero	L	Н	Н
Reset Other Devices	L	Н	(1)	Location Zero	Location Zero	(3)	(3)	(3)
Read/Write	Н	(2)	(1)	Increment (1)	Increment (2)	(4)	(4)	(4)

Notes

- (1) The Expansion In (\overline{XI}) is connected to the Expansion Out (\overline{XO}) of the previous device.
- (2) The device with FL tied low will receive the first N writes and first N reads, where N is the FIFO size. On the Nth write, the XO pulse is sent to the next device to indicate that it will receive the (N+1)th write. Similarly on the Nth read another XO pulse is sent to the next device to indicate that it will output the (N+1) th read.
- (3) The read and write pointers will be activated according to whether the FIFO received a n XO pulse, or whether they were the first device in the daisy chain. The flags will reflect the empty or full conditions for the individual FIFOs. To create the composite Full and Empty flags, an OR-ing of the individual flags is required.
- (4) The flags will reflect the relative locations of the read and write pointers.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground0.5V to +7.0	VC
DC Output Voltage Vo0.5V to V _{CC} + 0.5	5V
DC Input Voltage V _I 0.5V to V _{CC} + 0.5	
AC Input Voltage (for pulse width≤20 ns)3.0	V
DC Input Diode Current with V ₁ <020 n	
DC Input Diode Current with V I > VCC 20 n	nΑ
DC Output Diode Current with VO <050 n	nΑ
DC Output Diode Current with VO >V CC 50 n	
DC Output Current Max. sink current/pin	nΑ
DC Output Current Max. source current/pin 30 n	nΑ
Total DC Ground Current (NxIOL +MxΔI CC) n	nΑ
Total DC VCC Power Supply Current (NxIOH + Mx∆I CC) ⊓	nΑ
N=Number of Outputs, M=Number of inputs	
Maximum Power Dissipation 0.5 wa	tts
TSTG Storage Temperature65° to +165	

CAPACITANCE

Ta = 25 °C, f = 1 MHz

Name	Description	Conditions	Тур	Max	Unit
Cin	Input Capacitance	Vin = 0 V	5	8	pF
Cout	Output Capacitance	Vout = 0 V	5	8	рF

Note: Capacitance is guaranteed but not tested

3

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial TA=0°C to 70°C, VCC=5.0V±10%

Military TA=-55°C to 125°C, VCC=5.0V±10%

Symbol	Parameter	Test Conditions	Comn	nercial	Mill	tary	Unit
			Min	Max	Min	Max]]
Vih	Input HIGH Voltage	Logic High for All Inputs	2.0	6.0	2.2	6.0	Volts
Vil	Input LOW Voltage (1)	Logic Low for All Inputs		8.0		0.8	
Voh	Output HIGH Voltage	loh = -2 mA, Vcc = MIN	2.4		2.4]
Vol	Output LOW Voltage	lol = 8 mA, Vcc = MIN		0.4		0.4]
[156]	Input Leakage	Vcc = MAX, Vin = GND to Vcc		1		10	μА
Ilo	Output Leakage	Vcc = MAX, Vout = GND to Vcc		10		10	

Notes:

POWER SUPPLY CHARACTERISTICS

Commercial $T_A=0^{\circ}C$ to $70^{\circ}C$, $V_{CC}=5.0V\pm10\%$ VIc = 0.2 Volts, Vhc = Vcc - 0.2 Volts Military $T_{\mbox{\scriptsize A}}\mbox{=-}55\mbox{°C}$ to 125°C, $V_{\mbox{\scriptsize CC}}\mbox{=}5.0\mbox{V}\mbox{\pm}10\%$

Symbol	Parameter					
<u> </u>		С	М			
lcc1 (1)	Operating OperatingCurrent Vcc = MAX, Outputs open	100	120	mA		
lcc2	Standby Current R = W = RS = FL/RT = Vih	15	20			
Isb	Power Down Current All Inputs at Vhc or Vic R = W = RS = FL/RT = Vhc	5	9			

Notes:

^{1.} Transient inputs with Vil not more negative than -1.5 volts are permitted for pulse widths ≤ 10 ns

^{1.} Icc is tested at 30MHz

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

For 12 ns Commercial, 15, 20, 25, 35, 50, 80 ns Commercial/ Military, 120 ns Military Commercial V_{CC} =5V±10%, T_A =0°C to +70°C, Military V_{CC} =5V±10%, T_A =-55°C to +125°C

Symbol	Parameter	Note	-12	-15	-20	-25	-35	-50	-80	-120	Unit	Туре
READ CYCLE												
fRF	Read Frequency, MHz	2	50	40	33	28	22	15	10	7	MHz	Min
t RC	Read Cycle Time		20	25	30	35	45	65	100	140	ns	
t A	Read Access Time		12	15	20	25	35	50	80	120		Max
t RR	Read Recovery Time		8	10	10	10	10	15	20	20		Min
t RPW	Read Pulse Width	1	12	15	20	25	35	50	80	120		
t RLZ	R Data Bus Low Z	2	3	3	3	3	3	3	3	3		
t WLZ	W Data Bus LowZ	2,3	3	3	3	3	3	3	3	3		
t DV	Rhigh to Data Hold Time		5	5	5	5	5	5	5	5		
t RHZ	R to Data High Z	2	12	14	18	18	20	30	35	35	<u> </u>	Max
WRITE C	YCLE											
f WF	Write Frequency,MHz	2	50	40	33	28	22	15	10	7	MHz	Min
t WC	Write Cycle Time		20	25	30	35	45	65	100	140	ns	
t WPW	Write Pulse Width	1	12	15	20	25	35	50	80	120		
t WR	Write Recovery Time		8	10	10	10	10	15	20	20		
t DS	Write Data Setup Time		7	9	12	15	18	30	40	40		
t DH	Write Data Hold Time		0	0	0	0	0	0	,O	0		
RESET A	ND RETRANSMIT											
t RSC	Reset Cycle Time		20	25	30	35	45	65	100	140	ns	Min
t RS	Reset Pulse Width	1	12	15	20	25	35	50	80	120		
t RSS	Reset Setup Time		12	15	20	25	35	50	80	120]	
t RSR	Reset Recovery Time		8	10	10	10	10	15	20	20]	
t RTC	Retransmit Cycle Time		20	25	30	35	45	65	100	140		
t RT	Retransmit Pulse Width	1	12	15	20	25	35	50	80	120		
t RTS	Retransmit Setup Time	2	12	15	20	25	35	50	80	120]	
t RTR	Retransmit Recovery		8	10	10	10	10	15	20	20		

Notes: These timings are measured as defined in AC Test Conditions

^{1.} Pulse widths less than the specified minimum value may upset the internal pointers and are not allowed.


These values are guaranteed by design and not testedThis applies to the read data flow-through mode only.


AC ELECTRICAL CHARACTERISTICS (CONTINUED)

For 12 ns Commercial, 15, 20, 25, 35, 50, 80 ns Commercial/ Military, 120 ns Military Commercial $V_{CC}=5V\pm10\%$, $T_{A}=0^{\circ}C$ to $+70^{\circ}C$, Military $V_{CC}=5V\pm10\%$, $T_{A}=-55^{\circ}C$ to $+125^{\circ}C$


Symbol	Parameter (1)	Note	-12	-15	-20	-25	-35	-50	-80	-120	Unit	Туре
FLAG TIN	FLAG TIMING											
t REF	Read Low to EF Low		12	15	20	25	30	45	60	60	ns	Max
t RFF	Read High to FF High		12	15	20	25	30	45	60	60		
t RHF	Read High to HF High		12	15	20	25	35	45	60	60		
t RPE	Read Pulse after EF High		12	15	20	25	35	50	80	120		Min
t WEF	Write High to EF High		12	15	20	25	30	45	60	60		Max
t WFF	Write Low to FF Low	-	12	15	20	25	30	45	60	60		
t WHF	Write Low to HF Low		12	15	20	25	35	45	60	60		
t WPF	Write Pulse after EF Hi		12	15	20	25	35	50	80	120		Min
t EFL	Reset to EF Low		12	15	20	25	35	45	60	60		Max
t FFH	Reset to FF High		12	15	20	25	35	45	60	60		
tHFH	Reset to HF High		12	15	20	25	35	45	60	60		
EXPANSI	ON TIMING					_			_			
t XOL	Read/Write to XO Low		12	15	20	25	35	50	80	120	ns	Max
t XOH	Read/Write to XO High		12	15	20	25	35	50	80	120		
tXI	XI Pulse Width		12	15	20	25	35	50	80	120		
t XIR	XI Recovery Time		8	10	10	10	10	10	10	10		Min
t XIS	XI Setup Time		8	10	15	15	15	15	15	15		

AC TEST CONDITIONS






Asynchronous Read and Write Operations




Notes: Read and Write have to be at a HIGH level around the rising edge of Reset. The flags may change during reset but are valid at t RSC.


Reset Timing




Full Flag Behavior from Last Write to First Read




Full Flag and Required Write Pulse at Full Condition




Empty Flag Behavior from Last Read to First Write




Empty Flag and Required Pulse Width at Empty Condition



Half Full Flag Timing




Retransmit Function Timing




Note: the Expansion Out of Device 1 is connected to the Expansion In of device 2.


Expansion Out Timing



Expansion In Timing



Read Data Flow-Through Mode



Write Data Flow-Through Mode

OPERATIONAL DESCRIPTION AND APPLICATION INFORMATION

The QS7201 and QS7202 are 512x9 and 1Kx9 FIFOs respectively. These FIFOs use a dual-port RAM based architecture and have independent read and write pointers. This allows high speed and zero fall-through time. The Write line causes data to be written into the FIFO. The Read line causes data to be read from the FIFO. The Read line also activates the three-state outputs to present the read data. The read and write pointers are incremented on the rising edges of the Read and Write lines. The flag circuitry is based on a reliable sequential design giving precise half full, full, and empty conditions. These flags also prevent the FIFO from being written into when full or being read from when empty. Depth expansion pins are provided which allow these FIFOs to be expanded in depth without speed penalty. Retransmit capability is provided. Activating the Retransmit pin resets the read pointer to zero, and is useful for data communications and digital filtering applications.

SIGNAL DESCRIPTION

DATA INPUTS

Do-Da

The Data In lines D_0 to D_8 provide data to be written into the FIFO. Note: unused inputs must be tied to $V\infty$ or Gnd.

CONTROL INPUTS

Reset (RS)

The Reset input resets the Read and Write pointers and the flags to zero. The FIFO must be reset at power-up to insure proper operation of the pointers and flags. This is done by asserting the Reset line to a LOW state, which causes the FIFO flags to be set to empty. This causes the Empty flag is asserted and the Full and Half Full flags to be deasserted. Read and Write lines must be HIGH for t RSS before and t RSR after the rising edge of the Reset signal for a valid reset operation.

Write (♥)

The Write line caused data to be written into the FIFO. A write cycle is initiated by the falling edge of the Write signal. A write will occur if the full flag was not asserted, indicative of at least one empty location in the FIFO. Data is stored in the FIFO on the rising edge of the Write signal using the data set-up and hold times specified. Data is stored in a sequential manner in the FIFO, and the read and write operations can be asynchronous. The falling edge of the Write signal asserts the Half full and Full flags when the next word after half full is written and when the last word has been written, respectively. The rising edge of the Write line deasserts the empty flag when the first write is performed after an empty or reset condition. When the Full flag is asserted, subsequent writes are blocked. The user can apply a write pulse after the full condition is deasserted.

Read (R)

The Read signal causes data to be read from the FIFO. A read cycle is initiated by the falling edge of the Read signal. A read is performed if the empty flag is not asserted, indicative of at least one word being present in the FIFO. The data is accessed in a First-In-First-Out basis asynchronous to the Write operations. After the Read control is deasserted the data outputs go from a valid state into high-impedance. The outputs remain in high-impedance until the next read cycle. When all the data is read on the last read cycle, the Empty flag is asserted, and will inhibit any subsequent reads. The outputs will be in high-impedance for subsequent read operation until a write occurs that deasserts the Empty flag, allowing a read cycle to begin. The outputs may also be in high impedance when the FIFOs are cascaded in depth. In this case, only the active FIFO asserts data, and the other FIFOs data outputs are in high-impedance. The falling edge of the read signal will set the Empty Flag during the read of the last word in the FIFO. The rising edge of the Read signal will deassert the Half Full and the Full flags when the FIFO has reached half full and when the FIFO was full, respectively.

First Load/ Retransmit (FC/RT)

This is a dual purpose input. In the depth expansion mode, this pin indicates the first FIFO device that will be loaded or read from after a reset operation. In the standalone or width expansion mode (when the the expansion input is grounded) this pin initiates the a retransmit function.

Retransmit resets the read pointer to zero. The Read and Write signals must be HIGH before and after the rising edge of the retransmit pulse. The retransmit feature is useful when the same data needs to be read again without rewriting it into the FIFO. Pulsing retransmit pin will cause the read pointer to be reset to zero and the previously read data can be read again. The flags will change according to the relative location of the pointers after the retransmit pulse.

Expansion In (XI)

This is a dual purpose pin. When it is grounded then it indicates that the FIFO is a standalone device. When it is not grounded, it indicates that the FIFO is in the depth expansion mode. In the depth expansion mode this pin is connected to the \overline{XO} pin of the previous device.

DATA OUTPUTS

Data Outputs Q₀-Q₈

The 9-bit data output bus, Q_0 - Q_8 receives the read data from the FIFO. It is active whenever the Read signal is low. It is in a high impedance state when the Read signal is high. It is also in high impedance when the FIFO Empty flag is active (i.e., when the FIFO is empty).

CONTROL_OUTPUTS

Full Flag (FF)

The Full Flag indicates that the FIFO is full. The Full Flag is asserted when there is only one empty location in the FIFO and a falling edge of the Write signal initiates the last write operation. The rising edge of the Read signal deasserts the flag, as at least one location has become available.

Empty Flag (EF)

The Empty Flag indicates the FIFO is empty. It is asserted when there is only one word in the FIFO, and a falling edge of the Read signal initiates the last read operation. The rising edge of the write signal deasserts the flag, as one word is now present in the FIFO.

Expansion Out/Half Full flag (XO/HF)

This is a dual purpose flag. In the single device mode, the Expansion In is grounded and the Half Full flag output is present on this pin. Whenever the FIFO is more than half full the flag remains asserted. When the FIFO is exactly half full and the next falling edge of the Write signal asserts the flag. The rising edge of read that causes the FIFO to be half full, will deassert the half full flag. It will remain asserted until the FIFO is half full or less than half full. The name given to the flag is half full, but it is asserted on the one plus the half full condition.

In the depth expansion mode, the Expansion Out is connected to the Expansion In of the next device. This causes the next device to perform write or read operations.

OPERATING MODES

SINGLE DEVICE MODE

A FIFO is in standalone mode when the Expansion In control is grounded. In this mode the half full flag is available on the shared XO/HF line. Figure 1 shows the standalone mode and this applies to FIFO width expansion, as shown in figure 2.

DEPTH EXPANSION MODE

A FIFO is in the depth expansion mode when the Expansion In control is not grounded but tied to the Expansion Out pin of the previous FIFO. Using the depth expansion mode, the 7201/02 can be easily cascaded to create FIFOs of larger depth. The devices are cascaded as shown in figure 3. In the depth expansion mode, the device that receives the first word of data has its First Load input grounded. The other devices have their First Load inputs in the high state. Two 4-input OR gates are required to create the composite Full and Empty flags for the FIFO array. In using the depth expansion mode, care must be taken to keep the traces short between the Expansion In of one device to the Expansion Out of the next device to minimize crosstalk noise.

FLOW-THROUGH MODES

Flow-through modes refer to the internal operation of the FIFO in empty and full conditions. Flow through modes allow data to flow directly through the FIFO from input to output under the appropriate empty and full conditions.

Two types of flow-through modes, a read flow-through and a write flow-through, are supported by the FIFO. In the read flow-through mode the FIFO is empty, and the read side is waiting for data from a write. Read flow-through is represented by an empty FIFO that has its Read line held low, and a write occurs. This rising edge of the Write would deassert the Empty flag and cause valid data to appear on the outputs after a certain time delay of t WEF + t A. The Read line being low would cause the data to be read and also assert the empty flag once again. The user must raise the Read line in order to increment the read pointer.

In the write flow-through mode, the FIFO is full and the write side is waiting for a word location to be made available by a read. A write flow-through operation permits the writing of a single word of data immediately after reading one word of of data from a full FIFO. This is similar to the read flow-through case, and the Write line must toggled to increment the write pointer.




Figure 1. The FIFO in Standalone Mode.





Figure 2. A 18-bit Wide FIFO Using 2 FIFOs



Note: The composite Empty and Full flags require the OR-ing of the individual Empty and Full flags, respectively

Figure 3. Bullding a 4N-deep FIFO Using Four N-deep FIFOs