

# TC74LVQ573F/FW/FS

## OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT

The TC74LVQ573 is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology.

Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.


This 8bit D-type latch is controlled by a latch enable input (LE) and a output enable input ( $\overline{OE}$ ).

When the  $\overline{OE}$  input is high, the eight outputs are in a high impedance state.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


### FEATURES

- High speed :  $t_{pd} = 5.7\text{ns}$  (Typ.) ( $V_{CC} = 3.3\text{V}$ )
- Low power dissipation :  $I_{CC} = 4\mu\text{A}$  (Max.) ( $T_a = 25^\circ\text{C}$ )
- Input voltage level :  $V_{IL} = 0.8\text{V}$  (Max.) ( $V_{CC} = 3\text{V}$ )  
 $V_{IH} = 2.0\text{V}$  (Min.) ( $V_{CC} = 3\text{V}$ )
- symmetrical output impedance :  $|I_{OH}| = I_{OL} = 12\text{mA}$  (Min.)
- Balanced propagation delays :  $t_{pLH} \approx t_{pHL}$
- Pin and function compatible with 74HC573



Weight SOP20-P-300 : 0.22g (Typ.)  
SOL20-P-300 : 0.46g (Typ.)  
SSOP20-P-225A : 0.09g (Typ.)

## PIN ASSIGNMENT



## TRUTH TABLE


INPUTS			OUTPUTS
OE	LE	D	
H	X	X	Z
L	L	X	Q <sub>n</sub>
L	H	L	L
L	H	H	H

X : Don't Care


Z : High Impedance

Q<sub>n</sub> : Q outputs are latched at the time when the LE input is taken to a low logic level.

## IEC LOGIC SYMBOL



## SYSTEM DIAGRAM



## MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	$V_{CC}$	-0.5~7.0	V
DC Input Voltage	$V_{IN}$	-0.5~ $V_{CC}$ +0.5	V
DC Output Voltage	$V_{OUT}$	-0.5~ $V_{CC}$ +0.5	V
Input Diode Current	$I_{IK}$	$\pm 20$	mA
Output Diode Current	$I_{OK}$	$\pm 50$	mA
DC Output Current	$I_{OUT}$	$\pm 50$	mA
DC $V_{CC}$ / Ground Current	$I_{CC}$	$\pm 200$	mA
Power Dissipation	$P_D$	180	mW
Storage Temperature	$T_{STG}$	-65~150	°C
Lead Temperature 10s	$T_L$	300	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	$V_{CC}$	2.0~3.6	V
Input Voltage	$V_{IN}$	0~ $V_{CC}$	V
Output Voltage	$V_{OUT}$	0~ $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40~85	°C
Input Rise And Fall Time	$dt/dv$	0~100	ns/V

## ELECTRICAL CHARACTERISTICS

## DC characteristics

PARAMETER	SYM-BOL	TEST CONDITION	$V_{CC}$ (V)	Ta = 25°C			Ta = -40~85°C			UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.		
Input Voltage	"H" Level	$V_{IH}$	3.0	2.0	—	—	2.0	—	—	V
	"L" Level	$V_{IL}$	3.0	—	—	0.8	—	0.8	—	
Output Voltage	"H" Level	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -50\mu A$	3.0	2.9	3.0	—	2.9	V
				$I_{OH} = -12mA$	3.0	2.58	—	—	2.48	
	"L" Level	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 50\mu A$	3.0	—	0.0	0.1	—	
				$I_{OL} = 12mA$	3.0	—	—	0.36	—	
3-state Output Off-state Current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND	3.6	—	—	$\pm 0.5$	—	$\pm 5.0$	$\mu A$	
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND	3.6	—	—	$\pm 0.1$	—	$\pm 1.0$	$\mu A$	
Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	3.6	—	—	4.0	—	40.0	$\mu A$	

TIMING REQUIREMENTS (Input  $t_r = t_f = 3\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$ (V)	$T_a = 25^\circ\text{C}$		$T_a = -40\text{--}85^\circ\text{C}$		UNIT
				LIMIT	LIMIT	LIMIT	LIMIT	
Minimum Pulse Width (LE)	$t_{W(H)}$		2.7	9.0	10.0			ns
			$3.3 \pm 0.3$	7.0	7.0			
Minimum Set-up Time	$t_s$		2.7	9.0	10.0			ns
			$3.3 \pm 0.3$	7.0	7.0			
Minimum Hold Time	$t_h$		2.7	1.0	1.0			ns
			$3.3 \pm 0.3$	1.0	1.0			

AC characteristics (Input  $t_r = t_f = 3\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$ (V)	$T_a = 25^\circ\text{C}$			$T_a = -40\text{--}85^\circ\text{C}$		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time (LE-Q)	$t_{PLH}$		2.7	—	7.9	16.9	1.0	19.0	ns
	$t_{PHL}$		$3.3 \pm 0.3$	—	6.6	12.0	1.0	13.5	
Propagation Delay Time (D-Q)	$t_{PLH}$		2.7	—	7.7	14.8	1.0	17.0	ns
	$t_{PHL}$		$3.3 \pm 0.3$	—	6.4	10.5	1.0	12.0	
Output Enable Time	$t_{PZL}$		2.7	—	8.5	18.3	1.0	19.0	ns
	$t_{PZH}$		$3.3 \pm 0.3$	—	7.1	13.0	1.0	13.5	
Output Disable Time	$t_{PLZ}$		2.7	—	8.0	20.4	1.0	22.0	ns
	$t_{PHZ}$		$3.3 \pm 0.3$	—	6.7	14.5	1.0	15.0	
Output To Output Skew	$t_{osLH}$	(Note 1)	2.7	—	—	1.5	—	1.5	ns
	$t_{osHL}$		$3.3 \pm 0.3$	—	—	1.5	—	1.5	
Input Capacitance	$C_{IN}$	(Note 2)		—	5	10	—	10	pF
Output Capacitance	$C_{OUT}$			—	10	—	—	—	pF
Power Dissipation Capacitance	$C_{PD}$	(Note 3)		—	32	—	—	—	pF

(Note 1) Parameter guaranteed by design.

$$(t_{osLH} = |t_{PLHm} - t_{PLHn}|, t_{osHL} = |t_{PHLm} - t_{PHLn}|)$$

(Note 2) Parameter guaranteed by design.

(Note 3)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per Latch)}$$

And the total  $C_{PD}$  when n pcs. of Latch operate can be gained by the following equation :

$$C_{PD(\text{total})} = 21 + 11 \cdot n$$

Noise characteristics ( $T_a = 25^\circ\text{C}$ , Input  $t_r = t_f = 3\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 500\Omega$ )

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub> (V)	TYP.	LIMIT	UNIT
			3.3			
Quiet Output Maximum Dynamic V <sub>OOL</sub>	V <sub>OLP</sub>		3.3	0.7	1.1	V
Quiet Output Minimum Dynamic V <sub>OOL</sub>	V <sub>OLV</sub>		3.3	-0.7	-1.1	V
Minimum High Level Dynamic Input Voltage	V <sub>IHD</sub>		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	V <sub>ILD</sub>		3.3	—	0.8	V