

# TC74LVQ573F/FW/FS

## OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT

The TC74LVQ573 is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.


This 8bit D-type latch is controlled by a latch enable input (LE) and a output enable input ( $\overline{OE}$ ).

When the  $\overline{OE}$  input is high, the eight outputs are in a high impedance state.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### FEATURES


- High speed :  $t_{pd} = 5.7ns$  (Typ.) ( $V_{CC} = 3.3V$ )
- Low power dissipation :  $I_{CC} = 4\mu A$  (Max.) ( $T_a = 25^\circ C$ )
- Input voltage level :  $V_{IL} = 0.8V$  (Max.) ( $V_{CC} = 3V$ )  
 $V_{IH} = 2.0V$  (Min.) ( $V_{CC} = 3V$ )
- symmetrical output impedance :  $|I_{OH}| = I_{OL} = 12mA$  (Min.)
- Balanced propagation delays :  $t_{pLH} \approx t_{pHL}$
- Pin and function compatible with 74HC573



Weight SOP20-P-300 : 0.22g (Typ.)  
SOL20-P-300 : 0.46g (Typ.)  
SSOP20-P-225A : 0.09g (Typ.)

# TC74LVQ573F/FW/FS

## PIN ASSIGNMENT



## TRUTH TABLE


OE	INPUTS		OUTPUTS
	LE	D	
H	X	X	Z
L	L	X	Q <sub>n</sub>
L	H	L	L
L	H	H	H

X : Don't Care


Z : High Impedance

Q<sub>n</sub> : Q outputs are latched at the time when the LE input is taken to a low logic level.

## IEC LOGIC SYMBOL



## SYSTEM DIAGRAM



## MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V <sub>CC</sub>	-0.5~7.0	V
DC Input Voltage	V <sub>IN</sub>	-0.5~V <sub>CC</sub> +0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5~V <sub>CC</sub> +0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±50	mA
DC Output Current	I <sub>OUT</sub>	±50	mA
DC V <sub>CC</sub> / Ground Current	I <sub>CC</sub>	±200	mA
Power Dissipation	P <sub>D</sub>	180	mW
Storage Temperature	T <sub>stg</sub>	-65~150	°C
Lead Temperature 10s	T <sub>L</sub>	300	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V <sub>CC</sub>	2.0~3.6	V
Input Voltage	V <sub>IN</sub>	0~V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0~V <sub>CC</sub>	V
Operating Temperature	T <sub>opr</sub>	-40~85	°C
Input Rise And Fall Time	dt / dv	0~100	ns / V

## ELECTRICAL CHARACTERISTICS

DC characteristics

PARAMETER	SYM-BOL	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>a</sub> = 25°C			T <sub>a</sub> = -40~85°C		UNIT		
				MIN.	TYP.	MAX.	MIN.	MAX.			
Input Voltage	"H" Level	V <sub>IH</sub>	3.0	2.0	—	—	2.0	—	V		
	"L" Level	V <sub>IL</sub>	3.0	—	—	0.8	—	0.8			
Output Voltage	"H" Level	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -50μA	3.0	2.9	3.0	—	2.9	—	V
				I <sub>OH</sub> = -12mA	3.0	2.58	—	—	2.48	—	
	"L" Level	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 50μA	3.0	—	0.0	0.1	—	0.1	
				I <sub>OL</sub> = 12mA	3.0	—	—	0.36	—	0.44	
3-state Output Off-state Current	I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND	3.6	—	—	±0.5	—	±5.0	μA		
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	3.6	—	—	±0.1	—	±1.0	μA		
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	3.6	—	—	4.0	—	40.0	μA		

## TIMING REQUIREMENTS (Input $t_r = t_f = 3ns$ )

PARAMETER	SYM-BOL	TEST CONDITION	Ta = 25°C		Ta = -40~85°C		UNIT
			V <sub>CC</sub> (V)	LIMIT	LIMIT	LIMIT	
Minimum Pulse Width (LE)	t <sub>W</sub> (H)		2.7	9.0	10.0		ns
			3.3 ± 0.3	7.0	7.0		
Minimum Set-up Time	t <sub>s</sub>		2.7	9.0	10.0		ns
			3.3 ± 0.3	7.0	7.0		
Minimum Hold Time	t <sub>h</sub>		2.7	1.0	1.0		ns
			3.3 ± 0.3	1.0	1.0		

## AC characteristics (Input $t_r = t_f = 3ns$ , C<sub>L</sub> = 50pF, R<sub>L</sub> = 500Ω)

PARAMETER	SYMBOL	TEST CONDITION	Ta = 25°C			Ta = -40~85°C		UNIT	
			V <sub>CC</sub> (V)	MIN.	TYP.	MAX.	MIN.		MAX.
Propagation Delay Time (LE-Q)	t <sub>pLH</sub>		2.7	—	7.9	16.9	1.0	19.0	ns
	t <sub>pHL</sub>		3.3 ± 0.3	—	6.6	12.0	1.0	13.5	
Propagation Delay Time (D-Q)	t <sub>pLH</sub>		2.7	—	7.7	14.8	1.0	17.0	ns
	t <sub>pHL</sub>		3.3 ± 0.3	—	6.4	10.5	1.0	12.0	
Output Enable Time	t <sub>pZL</sub>		2.7	—	8.5	18.3	1.0	19.0	ns
	t <sub>pZH</sub>		3.3 ± 0.3	—	7.1	13.0	1.0	13.5	
Output Disable Time	t <sub>pLZ</sub>		2.7	—	8.0	20.4	1.0	22.0	ns
	t <sub>pHZ</sub>		3.3 ± 0.3	—	6.7	14.5	1.0	15.0	
Output To Output Skew	t <sub>osLH</sub>	(Note 1)	2.7	—	—	1.5	—	1.5	ns
	t <sub>osHL</sub>		3.3 ± 0.3	—	—	1.5	—	1.5	
Input Capacitance	C <sub>IN</sub>	(Note 2)	—	5	10	—	10	pF	
Output Capacitance	C <sub>OUT</sub>		—	10	—	—	—	pF	
Power Dissipation Capacitance	C <sub>PD</sub>	(Note 3)	—	32	—	—	—	pF	

(Note 1) Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$$

(Note 2) Parameter guaranteed by design.

(Note 3) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per Latch)}$$

And the total C<sub>PD</sub> when n pcs. of Latch operate can be gained by the following equation :

$$C_{PD}(\text{total}) = 21 + 11 \cdot n$$

Noise characteristics (Ta = 25°C, Input tr = tf = 3ns, CL = 50pF, RL = 500Ω)

PARAMETER	SYMBOL	TEST CONDITION	VCC (V)	TYP.	LIMIT	UNIT
Quiet Output Maximum Dynamic VOL	VOLP		3.3	0.7	1.1	V
Quiet Output Minimum Dynamic VOL	VOLV		3.3	-0.7	-1.1	V
Minimum High Level Dynamic Input Voltage	VIHD		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	VILD		3.3	—	0.8	V