


SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS025C – SEPTEMBER 1988 – REVISED APRIL 1994

- State-of-the-Art BiCMOS Design Substantially Reduces Standby Current
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Plastic and Ceramic 300-mil DIPs (J, N)

SN54BCT640 . . . J OR W PACKAGE
SN74BCT640 . . . DW OR N PACKAGE
(TOP VIEW)




description

The 'BCT640 bus transceiver is designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The SN54BCT640 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74BCT640 is characterized for operation from 0°C to 70°C .

SN54BCT640 . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	\overline{B} data to A bus
L	H	\overline{A} data to B bus
H	X	Isolation

SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS025C – SEPTEMBER 1988 – REVISED APRIL 1994

recommended operating conditions

		SN54BCT640			SN74BCT640			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{IK}	Input clamp current			-18			-18	mA
I_{OH}	High-level output current	A port		-3			-3	mA
		B port		-12			-15	
I_{OL}	Low-level output current	A port		20			24	mA
		B port		48			64	
T_A	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54BCT640		SN74BCT640		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V_{IK}		$V_{CC} = 4.5\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}	A port	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -1\text{ mA}$	2.5	3.4	2.5	3.4	V	
			$I_{OH} = -3\text{ mA}$	2.4	3.3	2.4	3.3		
	B port	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -3\text{ mA}$	2.4	3.3	2.4	3.3		
			$I_{OH} = -12\text{ mA}$	2	3.2				
			$I_{OH} = -15\text{ mA}$			2	3.1		
V_{OL}	A port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 20\text{ mA}$		0.3	0.5		V	
			$I_{OL} = 24\text{ mA}$				0.35		0.5
	B port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.38	0.55			
			$I_{OL} = 64\text{ mA}$				0.42		0.55
I_I	A or B port	$V_{CC} = 5.5\text{ V}$,	$V_I = 5.5\text{ V}$			1		1	mA
	Control inputs					0.1		0.1	
$I_{IH}‡$	A or B port	$V_{CC} = 5.5\text{ V}$,	$V_I = 2.7\text{ V}$			70		70	µA
	Control inputs					20		20	
$I_{IL}‡$	A or B port	$V_{CC} = 5.5\text{ V}$,	$V_I = 0.5\text{ V}$			-0.6		-0.6	mA
	Control inputs					-0.65		-0.65	
$I_{OS}§$	A port	$V_{CC} = 5.5\text{ V}$,	$V_O = 0$	-60		-150		-150	mA
	B port			-100		-225		-225	
I_{CCL}	A to B	$V_{CC} = 5.5\text{ V}$		53	84	53	94	mA	
I_{CCH}	A to B	$V_{CC} = 5.5\text{ V}$		23	37	23	41	mA	
I_{CCZ}		$V_{CC} = 5.5\text{ V}$		4	10	4	11	mA	

† All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



SN54BCT640, SN74BCT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS025C – SEPTEMBER 1988 – REVISED APRIL 1994

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX†				UNIT
			'BCT640			SN54BCT640		SN74BCT640		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	0.5	3.6	5.6	0.5	7	0.5	6.5	ns
t _{PHL}			0.5	1.9	3.4	0.5	3.8	0.5	3.7	
t _{PZH}	$\overline{\text{OE}}$	A or B	3.1	6.4	8.9	2.6	10.5	2.6	10.2	ns
t _{PZL}			4.1	6.9	9.5	3.5	12.3	3.5	10.7	
t _{PHZ}	$\overline{\text{OE}}$	A or B	1.9	5	7.9	1.4	12.2	1.4	10.2	ns
t _{PLZ}			1.8	4.3	6.8	1.5	8.3	1.5	7.8	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER |
 PRODUCT INFO:
 [FEATURES](#) |
 [DESCRIPTION](#) |
 [DATASHEETS](#) |
 [PRICING/AVAILABILITY/PKG](#) |
 [SAMPLES](#) |
 [APPLICATION NOTES](#) |
 [RELATED DOCUMENTS](#) |
 [MODELS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74BCT640, Octal Bus Transceivers

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54BCT640	SN74BCT640
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-15/64
No. of Outputs	8	8
Logic	Inv	Inv
Static Current		67.5
tpd max (ns)		6.5

FEATURES

[▲Back to Top](#)

- State-of-the-Art BiCMOS Design Substantially Reduces Standby Current
- Outputs Have Undershoot-Protection Circuitry
- Power-Up High-Impedance State
- Buffered Control Inputs to Reduce DC Loading Effects
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Plastic and Ceramic 300-mil DIPs (J, N)

DESCRIPTION

[▲Back to Top](#)

The 74BCT640 bus transceiver is designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The SN54BCT640 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT640 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

[▲Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[▲Back to Top](#)

Full datasheet in Acrobat PDF: [sn74bct640.pdf](#) (77 KB, Rev. C) (Updated: 04/01/1994)

APPLICATION NOTES

[▲Back to Top](#)

- [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs \(Rev. A\)](#) (SCBA012A - Updated: 08/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [LVT-to-LVTH Conversion](#) (SCEA010 - Updated: 12/08/1998)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [Logic Solutions For IEEE Std 1284](#) (SCEA013 - Updated: 06/01/1999)

RELATED DOCUMENTS[▲Back to Top](#)View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

SAMPLES[▲Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
SN74BCT640NSR	SOP (NS)	20		ACTIVE	View Product Content	Request Samples

PRICING/AVAILABILITY/PKG[▲Back to Top](#)

DEVICE INFORMATION							TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY SUS	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN74BCT640DW	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 1.68	25	N/A*	500 03 Oct	12 WKS			
								4629 04 Oct				
								>10k 11 Oct				
SN74BCT640DWR	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 1.71	2000	N/A*	4629 04 Oct	12 WKS			
								>10k 11 Oct				
SN74BCT640N	ACTIVE	PDIP (N) 20	0 TO 70	View Contents	1KU 1.68	20	N/A*	19 23 Sep	12 WKS			
								4629 07 Oct				
								>10k 14 Oct				
								>10k 21 Oct				
SN74BCT640NSR	ACTIVE	SOP (NS) 20		View Contents	1KU 1.75	2000	N/A*	>10k 14 Oct	12 WKS			

- [IBIS Model of SN74BCT640](#) (SCBM045, 77 KB - Updated: 08/08/2000)
[IBIS Model of SN74BCT640](#) (SCBM045, 11 KB, ZIP - Updated: 08/08/2000)

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



TEXAS INSTRUMENTS

© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)