

# SN54HCT240, SN74HCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS174C – MARCH 1984 – REVISED FEBRUARY 2000


- Inputs Are TTL-Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- High-Current Outputs Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

## description


These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HCT240 devices are organized as two 4-bit buffers/drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes inverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The SN54HCT240 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HCT240 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

SN54HCT240 . . . J OR W PACKAGE  
SN74HCT240 . . . DW, N, OR PW PACKAGE  
(TOP VIEW)



SN54HCT240 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer/driver)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2000, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.



# SN54HCT240, SN74HCT240 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS174C – MARCH 1984 – REVISED FEBRUARY 2000

## recommended operating conditions (see Note 3)

		SN54HCT240			SN74HCT240			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		2	2		V	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		0	0.8		V	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
t <sub>t</sub>	Input transition (rise and fall) time	0	500		0	500		ns
T <sub>A</sub>	Operating free-air temperature	-55	125		-40	85		°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HCT240		SN74HCT240		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4	V	
		I <sub>OH</sub> = -6 mA		3.98	4.3		3.7		3.84		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	4.5 V			0.001	0.1		0.1	V	
		I <sub>OL</sub> = 6 mA				0.17	0.26		0.4		0.33
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0		5.5 V		±0.1	±100		±1000	±1000	nA	
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or 0, V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>		5.5 V		±0.01	±0.5		±10	±5	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0		5.5 V			8		160	80	μA	
ΔI <sub>CC</sub> †	One input at 0.5 V or 2.4 V, Other inputs at 0 or V <sub>CC</sub>		5.5 V		1.4	2.4		3	2.9	mA	
C <sub>i</sub>			4.5 V to 5.5 V		3	10		10	10	pF	

† This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HCT240		SN74HCT240		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	4.5 V		13	25		37		32	ns
			5.5 V		12	23		33		29	
t <sub>en</sub>	$\overline{\text{OE}}$	Y	4.5 V		21	35		53		44	ns
			5.5 V		19	32		48		40	
t <sub>dis</sub>	$\overline{\text{OE}}$	Y	4.5 V		19	35		53		44	ns
			5.5 V		18	32		48		40	
t <sub>t</sub>		Y	4.5 V		8	12		18		15	ns
			5.5 V		7	11		16		14	



**SN54HCT240, SN74HCT240**  
**OCTAL BUFFERS AND LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCLS174C – MARCH 1984 – REVISED FEBRUARY 2000

switching characteristics over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$   
(unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54HCT240		SN74HCT240		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	A	Y	4.5 V	20	42	63	53	ns			
			5.5 V	19	38	56	48				
$t_{en}$	$\overline{OE}$	Y	4.5 V	25	52	79	65	ns			
			5.5 V	22	47	71	59				
$t_t$		Y	4.5 V	17	42	63	53	ns			
			5.5 V	14	38	57	48				

operating characteristics,  $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	No load	40	pF




PARAMETER MEASUREMENT INFORMATION




PARAMETER		$R_L$	$C_L$	S1	S2
$t_{en}$	$t_{pZH}$	1 k $\Omega$	50 pF or 150 pF	Open	Closed
	$t_{pZL}$			Closed	Open
$t_{dis}$	$t_{pHZ}$	1 k $\Omega$	50 pF	Open	Closed
	$t_{pLZ}$			Closed	Open
$t_{pd}$ or $t_t$		—	50 pF or 150 pF	Open	Open



VOLTAGE WAVEFORM  
INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A.  $C_L$  includes probe and test-fixture capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.  
 D. The outputs are measured one at a time with one input transition per measurement.  
 E.  $t_{pLZ}$  and  $t_{pHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{pZL}$  and  $t_{pZH}$  are the same as  $t_{en}$ .  
 G.  $t_{pLH}$  and  $t_{pHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

		<b>THE WORLD LEADER IN DSP AND ANALOG</b>	
Products	Development Tools	Applications	
<input type="button" value="GO"/>	<input type="button" value="GO"/>	<input type="button" value="GO"/>	
Search	<input type="checkbox"/> Advanced Search	<input type="checkbox"/> TI Home	<input type="checkbox"/> TI&ME
<input type="button" value="GO"/>	<input type="checkbox"/> Tech Support	<input type="checkbox"/> Comments	<input type="checkbox"/> Site Map
		<input type="checkbox"/> Employment	<input type="checkbox"/> TI Global

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY](#) | [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN54HCT240, Octal Buffers And Line Drivers CMOS Logic With 3-State Outputs

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54HCT240
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	CMOS
No. of Outputs	8
Logic	Inv

### FEATURES

[▲ Back to Top](#)

- Inputs Are TTL -Voltage Compatible
- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- High-Current Outputs Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

### DESCRIPTION

[▲ Back to Top](#)

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The 'HCT240 devices are organized as two 4-bit buffers/drivers with separate output-enable (OE\ inputs. When OE\ is low, the device passes inverted data from the A inputs to the Y outputs. When OE\ is high, the outputs are in the high-impedance state.

The SN54HCT240 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT240 is characterized for operation from -40°C to 85°C.

### TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 3.x](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

**DATASHEET**[▲ Back to Top](#)Full datasheet in Acrobat PDF: [scls174c.pdf](#) (84 KB) (Updated: 02/29/2000)Full datasheet in Zipped PostScript: [scls174c.psz](#) (91 KB)**APPLICATION NOTES**[▲ Back to Top](#)View Application Reports for [Digital Logic](#)

- [CMOS Power Consumption And CPD Calculation](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic](#) (SDYA009C - Updated: 06/01/1997)
- [HCMOS Design Considerations](#) (SCLA007 - Updated: 04/01/1996)
- [Implications of Slow or Floating CMOS Inputs](#) (SCBA004C - Updated: 02/01/1998)
- [SN54/74HCT CMOS Logic Family Applications And Restrictions](#) (SCLA011 - Updated: 05/01/1996)
- [Using High Speed CMOS And Advanced CMOS In Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

**RELATED DOCUMENTS**[▲ Back to Top](#)

- [Documentation Rules \(SAP\) And Ordering Information](#) (SZZU001B, 4 KB - Updated: 05/06/1999)
- [Logic Selection Guide Second Half 2000](#) (SDYU001N, 5035 KB - Updated: 04/17/2000)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [More Power In Less Space - Technical Article](#) (SCAU001A, 850 KB - Updated: 03/01/1996)

**PRICING/AVAILABILITY**[▲ Back to Top](#)

<u>ORDERABLE DEVICE</u>	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>BUDGETARY PRICE US\$/UNIT QTY=1000+</u>	<u>PACK QTY</u>	<u>DSCC NUMBER</u>	<u>PRICING/AVAILABILITY</u>
JM38510/65753BRA	<u>J</u>	20	-55 TO 125	ACTIVE	9.30	1		<a href="#">Check stock or order</a>
SN54HCT240J	<u>J</u>	20	-55 TO 125	ACTIVE	2.07	1		<a href="#">Check stock or order</a>
SNJ54HCT240FK	<u>FK</u>	20	-55 TO 125	ACTIVE	9.87	1	85505012A	<a href="#">Check stock or order</a>
SNJ54HCT240J	<u>J</u>	20	-55 TO 125	ACTIVE	2.32	1		<a href="#">Check stock or order</a>

Table Data Updated on: 11/10/2000