

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# Quad Analog Switch/ Multiplexer/Demultiplexer with Separate Analog and Digital Power Supplies


# **High-Performance Silicon-Gate CMOS**

The MC74HC4316 utilizes silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF–channel leakage current. This bilateral switch/multiplexer/demultiplexer controls analog and digital voltages that may vary across the full analog power–supply range (from V<sub>CC</sub> to V<sub>EE</sub>).

The HC4316 is similar in function to the metal–gate CMOS MC14016 and MC14066, and to the High–Speed CMOS HC4016 and HC4066. Each device has four independent switches. The device control and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The device has been designed so that the ON resistances (RON) are much more linear over input voltage than RON of metal–gate CMOS analog switches. Logic–level translators are provided so that the On/Off Control and Enable logic–level voltages need only be VCC and GND, while the switch is passing signals ranging between VCC and VEE. When the Enable pin (active–low) is high, all four analog switches are turned off.


- · Logic-Level Translator for On/Off Control and Enable Inputs
- · Fast Switching and Propagation Speeds
- High ON/OFF Output Voltage Ratio
- · Diode Protection on All Inputs/Outputs
- Analog Power-Supply Voltage Range (VCC VEE) = 2.0 to 12.0 Volts
- Digital (Control) Power–Supply Voltage Range (V<sub>CC</sub> GND) = 2.0 to 6.0 Volts, Independent of V<sub>FF</sub>
- · Improved Linearity of ON Resistance
- · Chip Complexity: 66 FETs or 16.5 Equivalent Gates


### LOGIC DIAGRAM



ANALOG INPUTS/OUTPUTS =  $X_A$ ,  $X_B$ ,  $X_C$ ,  $X_D$ 

# MC74HC4316





#### 

3

REV 6

#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
Vcc	Positive DC Supply Voltage (Ref. to Gr (Ref. to V		٧
VEE	Negative DC Supply Voltage (Ref. to GND)	- 7.0 to + 0.5	٧
VIS	Analog Input Voltage	V <sub>EE</sub> = 0.5 to V <sub>CC</sub> + 0.5	٧
Vin	DC Input Voltage (Ref. to GND)	- 1.5 to V <sub>CC</sub> + 1.5	٧
1	DC Current Into or Out of Any Pin	± 25	mA
PD	Power Dissipation in Still Air Plastic Disolate SOIC Package		mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°Ç
TL	Lead Temperature, 1 mm from Case for 10 Secon- (Plastic DIP or SOIC Packa		°C

Maximum Ratings are those values beyond which damage to the device may occur.
 Functional operation should be restricted to the Recommended Operating Conditions.

For high frequency or heavy load considerations, see Chapter 2.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
Vçc	Positive DC Supply Voltage (Ref. to GND)			6.0	٧
VEE	Negative DC Supply Voltage (Ref. to GND)		- 6.0	GND	٧
VIS	Analog Input Voltage			Vcc	٧
Vin	Digital Input Voltage (Ref. to GND)			Vcc	٧
V <sub>IO</sub> *	Static or Dynamic Voltage Across Switch			1.2	٧
TA	Operating Temperature, All Package Types		- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Control or Enable Inputs) (Figure 10)	V <sub>CC</sub> = 2.0 V V <sub>CC</sub> = 4.5 V V <sub>CC</sub> = 6.0 V	0 0 0	1000 500 400	ns

<sup>\*</sup>For voltage drops across the switch greater than 1.2 V (switch on), excessive  $V_{CC}$  current may be drawn; i.e., the current out of the switch may contain both  $V_{CC}$  and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

### DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) VEE = GND Except Where Noted

		Parameter Test Conditions				Gu	Unit	
Symbol	Parameter		v <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C		
VIH	Minimum High-Level Voltage, Control or Enable Inputs	Ron = Per Spec		2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	٧
VIL	Maximum Low-Level Voltage, Control or Enable Inputs	R <sub>on</sub> = Per Spec		2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	٧
ì <sub>in</sub>	Maximum Input Leakage Current, Control or Enable Inputs	V <sub>in</sub> = V <sub>CC</sub> or GND V <sub>EE</sub> = -6.0 V		6.0	± 0.1	± 1.0	± 1.0	μА
Icc	Maximum Quiescent Supply Current (per Package)	V <sub>in</sub> = V <sub>CC</sub> or GND V <sub>IO</sub> = 0 V	VEE = GND VEE = - 6.0	6.0 6.0	2 8	20 80	40 160	μА

NOTE: Information on typical parametric values can be found in Chapter 2.



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.

<sup>†</sup>Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C SOIC Package: - 7 mW/°C from 65° to 125°C

### DC ELECTRICAL CHARACTERISTICS Analog Section (Voltages Referenced to VFF)

		]			Guaranteed Limit			
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	VEE V	- 55 to 25°C	≤ 85°C	≤ 125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$V_{in} = V_{iH}$ $V_{iS} = V_{CC}$ to VEE $I_S \le 2.0$ mA (Figures 1, 2)	2.0* 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	210 95 75	230 105 85	250 110 90	Ω
		$\begin{aligned} & \text{Vin} = \text{VIH} \\ & \text{Vis} = \text{VCC or VEE (Endpoints)} \\ & \text{Is} \leq 2.0 \text{ mA (Figures 1, 2)} \end{aligned}$	2.0 4.5 4.5 6.0	0.0 0.0 -4.5 -6.0	100 80 70	 110 90 80	130 100 90	
ΔR <sub>on</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} & \text{Vin} = \text{VIH} \\ & \text{VIS} = 1/2 \ (\text{VCC} - \text{VEE}) \\ & \text{IS} \leq 2.0 \ \text{mA} \end{aligned}$	2.0 4.5 4.5 6.0	0.0 0.0 - 4.5 - 6.0	20 15 10	 30 25 20	 40 30 25	Ω
l <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel	V <sub>in</sub> = V <sub>IL</sub> V <sub>IO</sub> = V <sub>CC</sub> or V <sub>EE</sub> Switch Off (Figure 3)	6.0	- 6.0	0.1	0.5	1.0	μА
lon	Maximum On-Channel Leakage Current, Any One Channel	V <sub>in</sub> = V <sub>IH</sub> V <sub>IS</sub> = V <sub>CC</sub> or V <sub>EE</sub> (Figure 4)	6.0	- 6.0	0.1	0.5	1.0	μА

<sup>\*</sup> At supply voltage (V<sub>CC</sub> – V<sub>EE</sub>) approaching 2 V the analog switch–on resistance becomes extremely non–linear. Therefore, for low–voltage operation, it is recommended that these devices only be used to control digital signals.

NOTE: Information on typical parametric values can be found in Chapter 2.

### AC ELECTRICAL CHARACTERISTICS (C<sub>L</sub> = 50 pF, Control or Enable t<sub>r</sub> = t<sub>f</sub> = 6 ns, V<sub>EE</sub> = GND)

			Guaranteed Limit			ł
Symbol	Parameter	v <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 8 and 9)		50 10 10	75 15 13	90 18 15	ns
tPLZ, tPHZ	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)		250 50 43	312 63 54	375 75 64	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Control or Enable to Analog Output (Figures 10 and 11)		185 53 45	220 66 56	265 75 68	ns
С	Maximum Capacitance ON/OFF Control and Enable Inputs		10	10	10	pF
	Control Input = GND Analog I/O Feedthrough		35 1.0	35 1.0	35 1.0	

#### NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 2.
- 2. Information on typical parametric values can be found in Chapter 2.

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Switch) (Figure 13)*	15	pF

<sup>\*</sup>Used to determine the no-load dynamic power consumption: PD = CPD VCC<sup>2</sup>f + ICC VCC. For load considerations, see Chapter 2.



## ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Test Conditions	V <sub>CC</sub>	V <sub>EE</sub>	Limit* 25°C	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 5)	$\begin{array}{ll} f_{in} = 1 \text{ MHz Sine Wave} \\ \text{Adjust } f_{in} \text{ Voltage to Obtain 0 dBm at V}_{OS} \\ \text{Increase } f_{in} \text{ Frequency Until dB Meter} \\ \text{Reads} - 3 \text{ dB} \\ \text{RL} = 50 \ \Omega, \ \text{CL} = 10 \ \text{pF} \end{array}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	150 160 160	MHz
_	Off-Channel Feedthrough Isolation (Figure 6)	$\begin{array}{l} f_{IR} \equiv \text{Sine Wave} \\ \text{Adjust } f_{IR} \text{ Voltage to Obtain 0 dBm at V}_{IS} \\ f_{In} = 10 \text{ kHz, } R_L = 600 \ \Omega, \ C_L = 50 \text{ pF} \end{array}$	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 50 - 50 - 50	dB
		f <sub>in</sub> = 1.0 MHz, R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 40 - 40 - 40	
_	Feedthrough Noise, Control to Switch (Figure 7)	$V_{in} \le 1$ MHz Square Wave ( $t_r = t_f = 6$ ns) Adjust R <sub>L</sub> at Setup so that I <sub>S</sub> = 0 A R <sub>L</sub> = 600 $\Omega$ , C <sub>L</sub> = 50 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	60 130 200	mVpp
		R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	30 65 100	
_	Crosstalk Between Any Two Switches (Figure 12)		2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 70 - 70 - 70	dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	- 2.25 - 4.50 - 6.00	- 80 - 80 - 80	
THD	Total Harmonic Distortion (Figure 14)	$\begin{array}{l} f_{\text{in}} = 1 \text{ kHz, } R_{L} = 10 \text{ k}\Omega, C_{L} = 50 \text{ pF} \\ \text{THD} = \text{THDMeasured} - \text{THDSource} \\ \text{V}_{\text{IS}} = 4.0 \text{ Vpp sine wave} \\ \text{V}_{\text{IS}} = 8.0 \text{ Vpp sine wave} \\ \text{V}_{\text{IS}} = 11.0 \text{ Vpp sine wave} \end{array}$	2.25 4.50 6.00	-2.25 -4.50 -6.00	0.10 0.06 0.04	%



<sup>\*</sup> Limits not tested. Determined by design and verified by qualification.




Figure 1a. Typical On Resistance, VCC - VEE = 2.0 V




Figure 1b. Typical On Resistance, VCC − VEE = 4.5 V




Figure 1c. Typical On Resistance, VCC - VEE = 6.0 V




Figure 1d. Typical On Resistance, VCC - VEE = 9.0 V




Figure 1e. Typical On Resistance,




Figure 2. On Resistance Test Set-Up

Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up






Figure 4. Maximum On Channel Leakage Current, Test Set-Up



\*Includes all probe and jig capacitance.

Figure 5. Maximum On-Channel Bandwidth Test Set-Up



\*Includes all probe and jig capacitance.

Figure 6. Off-Channel Feedthrough Isolation, Test Set-Up




Figure 7. Feedthrough Noise, Control to Analog Out, Test Set-Up






Figure 8. Propagation Delays, Analog In to Analog Out

3



\*Includes all probe and jig capacitance.

Figure 9. Propagation Delay Test Set-Up



\*Includes all probe and jig capacitance.

Figure 11. Propagation Delay Test Set-Up




Figure 13. Power Dissipation Capacitance
Test Set-Up






Figure 10. Propagation Delay, ON/OFF Control to Analog Out



\*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up (Adjacent Channels Used)



\*Includes all probe and jig capacitance.

Figure 14. Total Harmonic Distortion, Test Set-Up






Figure 15. Plot, Harmonic Distortion

#### APPLICATION INFORMATION

The Enable and Control pins should be at VCC or GND logic levels, VCC being recognized as logic high and GND being recognized as a logic low. Unused analog inputs/outputs may be left floating (not connected). However, it is advisable to tie unused analog inputs and outputs to VCC or VEE through a low value resistor. This minimizes crosstalk and feedthrough noise that may be picked up by the unused  $\rm I/O$  pins.

The maximum analog voltage swings are determined by the supply voltages V<sub>CC</sub> and V<sub>EE</sub>. The positive peak analog voltage should not exceed V<sub>CC</sub>. Similarly, the negative peak analog voltage should not go below V<sub>EE</sub>. In the example

below, the difference between V<sub>CC</sub> and V<sub>EE</sub> is twelve volts. Therefore, using the configuration in Figure 16, a maximum analog signal of twelve volts peak-to-peak can be controlled.

When voltage transients above VCC and/or below VEE are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure 17. These diodes should be small signal, fast turn—on types able to absorb the maximum anticipated current surges during clipping. An alternate method would be to replace the Dx diodes with MO•sorbs (Motorola high current surge protectors). MO•sorbs are fast turn—on devices ideally suited for precise dc protection with no inherent wear out mechanism.




Figure 16.




Figure 17. Transient Suppressor Application






Figure 18. LSTTL/NMOS to HCMOS Interface




Figure 19. Switching a 0–to–12 V Signal Using a Single Power Supply (GND ≠ 0 V)




Figure 20. 4-Input Multiplexer

Figure 21. Sample/Hold Amplifier