



MOTOROLA

Product Preview


Quad 2-Port Register

The MC74AC398/74ACT398 and MC74AC399/74ACT399 are the logical equivalents of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flop on the rising edge of the clock. The MC74AC399/74ACT399 is the 16-pin version of the MC74AC398/74ACT398, with only the Q outputs of the flip-flops available.


- Select Inputs from Two Data Sources
- Fully Positive Edge-Triggered Operation
- Both True and Complement Outputs — MC74AC398/74ACT398
- Outputs Source/Sink 24 mA
- 'ACT398 and 'ACT399 Have TTL Compatible Inputs

LOGIC SYMBOL

MC74AC398/74ACT398



MC74AC399/74ACT399



PIN NAMES


S	Common Select Input
CP	Clock Pulse
I _{0a} -I _{0d}	Data Inputs from Source 0
I _{1a} -I _{1d}	Data Inputs from Source 1
Q _a -Q _d	Register True Outputs
Q̄ _a -Q̄ _d	Register Complementary Outputs (MC74AC398/74ACT398)

**MC74AC398
MC74ACT398
MC74AC399
MC74ACT399**


QUAD 2-PORT REGISTER



MC74AC398/74ACT398



MC74AC399/74ACT399



5

FUNCTIONAL DESCRIPTION

The MC74AC398/74ACT398 and MC74AC399/74ACT399 are high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I_{0x} , I_{1x}) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The MC74AC398/74ACT398 has both Q and \bar{Q} outputs.

FUNCTION TABLE

S	Inputs			Outputs	
	I_0	I_1	CP	Q	\bar{Q}^*
L	L	X	↓	L	H
L	H	X	↓	H	L
H	X	L	↓	L	H
H	X	H	↓	H	L

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

↓ = LOW-to-HIGH Clock Transition

* = MC74AC398/74ACT398 only

LOGIC DIAGRAM



*MC74AC398/74ACT398

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC398 • MC74ACT398 • MC74AC399 • MC74ACT399

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
I _{CC}	Maximum Quiescent Supply Current	80	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5 V, T _A = Worst Case
I _{CC}	Maximum Quiescent Supply Current	8.0	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5 V, T _A = 25°C
I _{CCT}	Maximum Additional I _{CC} Input ('ACT398/399)	1.5	mA	V _{IN} = V _{CC} - 2.1 V V _{CC} = 5.5 V, T _A = Worst Case

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74AC			74AC			Units	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF						
			Min	Typ	Max	Min	Max					
f _{max}	Maximum Clock Frequency	3.3 5.0		180 160					MHz	3-3		
t _{PLH}	Propagation Delay CP to Q ₀ or \bar{Q}	3.3 5.0		9.5 7.0					ns	3-6		
t _{PHL}	Propagation Delay CP to Q ₀ or Q	3.3 5.0		8.5 6.0					ns	3-6		

*Voltage Range 3.3 is 3.3 V \pm 0.3 V

Voltage Range 5.0 is 5.0 V \pm 0.5 V

5

Symbol	Parameter	V _{CC} * (V)	74AC			74AC			Units	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF						
			Typ	Guaranteed Minimum								
t _s	Setup Time, HIGH or LOW I _n to CP	3.3 5.0	4.5 3.0						ns	3-9		
t _h	Hold Time, HIGH or LOW I _n to CP	3.3 5.0	0 0						ns	3-9		
t _s	Setup Time, HIGH or LOW S to CP ('398)	3.3 5.0	4.5 3.0						ns	3-9		
t _s	Setup Time, HIGH or LOW S to CP ('399)	3.3 5.0	4.5 3.0						ns	3-9		
t _h	Hold Time, HIGH or LOW S to CP	3.3 5.0	-1.5 -1.0						ns	3-9		
t _w	CP Pulse Width HIGH or LOW	3.3 5.0	5.5 4.0						ns	3-6		

*Voltage Range 3.3 is 3.3 V \pm 0.3 V

Voltage Range 5.0 is 5.0 V \pm 0.5 V

MC74AC398 • MC74ACT398 • MC74AC399 • MC74ACT399

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Units	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF					
			Min	Typ	Max	Min	Max				
f _{max}	Input Clock Frequency	5.0		160				MHz	3-3		
t _{PLH}	Propagation Delay CP to Q _H or \bar{Q}	5.0		7.0				ns	3-6		
t _{PHL}	Propagation Delay CP to Q _L or \bar{Q}	5.0		6.0				ns	3-6		

*Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74ACT		74ACT		Units	Fig. No.		
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF					
			Typ	Guaranteed Minimum						
t _s	Setup Time, HIGH or LOW I _H to CP	5.0	3.0				ns	3-9		
t _h	Hold Time, HIGH or LOW I _H to CP	5.0	0				ns	3-9		
t _s	Setup Time, HIGH or LOW S to CP ('398)	5.0	3.0				ns	3-9		
t _s	Setup Time, HIGH or LOW S to CP ('399)	5.0	3.0				ns	3-9		
t _h	Hold Time, HIGH or LOW S to CP	5.0	-1.0				ns	3-9		
t _w	CP Pulse Width HIGH or LOW	5.0	5.5				ns	3-6		

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance		pF	V _{CC} = 5.0 V