

M5M5255P,FP-70,-85,-10,-12, -70L,-85L,-10L,-12L

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

MITSUBISHI (MEMORY/ASIC)

DESCRIPTION

The M5M5255P, FP is a 262144-bit CMOS static RAM organized as 32768 words by 8 bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM.

The M5M5255P, FP provides two chip select input (S_1 , S_2). It is ideal for battery back up application.

FEATURES

Type	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5255P, FP-70	70ns		
M5M5255P, FP-85	85ns		
M5M5255P, FP-10	100ns		
M5M5255P, FP-12	120ns		
M5M5255P, FP-70L	70ns	70 mA	
M5M5255P, FP-85L	85ns		
M5M5255P, FP-10L	100ns	100 μ A ($V_{CC} = 5.5V$)	
M5M5255P, FP-12L	120ns	50 μ A ($V_{CC} = 3.0V$)	

- Single +5V Power Supply
- No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Directly TTL Compatible: All Inputs and Outputs
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by S_1 , S_2
- Common Data I/O


APPLICATION

Small Capacity Memory Units.

FUNCTION

The operation mode of the M5M5255P, FP is determined by

PIN CONFIGURATION (TOP VIEW)




Outline 28P4 (DIP)
28P2W (SOP)

a combination of the device control inputs S_1 , S_2 , and \bar{W} . Each mode is summarized in the function table. (see next page)

A write cycle is executed whenever the low level \bar{W} overlaps with the low level S_1 and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , S_1 or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained.

A read cycle is executed by setting \bar{W} at a high level while S_1 and S_2 are in an active state ($S_1=L$, $S_2=H$)

BLOCK DIAGRAM



M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L

MITSUBISHI (MEMORY/ASIC)

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

When setting S_1 at a high level or S_2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by S_1 and S_2 . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

S_1	S_2	W	Mode	DQ	I_{CC}
H	X	X	Non selection	high-impedance	Standby
X	L	X	Non selection	high-impedance	Standby
L	H	L	Write	DIN	Active
L	H	H	Read	DOUT	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions			Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	-0.3	~ 7	V	
V _I	Input voltage		-0.3	~ V _{CC} + 0.3	V	
V _O	Output voltage		0	~ V _{CC}	V	
T _{OPR}	Operating temperature	Ta = 25°C			0 ~ 70	°C
T _{STG}	Storage temperature				-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (Ta = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IL}	Low input voltage	-0.3		0.8	V
V _{IH}	High input voltage	2.2		V _{CC} + 0.3	V

ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High input voltage		2.2		V _{CC} + 0.3	V
V _{IL}	Low input voltage		-0.3		0.8	V
V _{OH}	High output voltage	I _{OH} = -1mA	2.4			V
V _{OL}	Low output voltage	I _{OL} = 2 mA			0.4	V
I _I	Input current	V _I = 0 ~ V _{CC}			±1	μA
I _{OZH}	High level output current in off-state	$\overline{S}_1 = V_{IH}$ or $\overline{S}_2 = V_{IL}$ V _{I/O} = 0 ~ V _{CC}			1	μA
I _{OZL}	Low level output current in off-state				-1	μA
I _{CC1}	Active supply current (AC. MOS level)	$\overline{S}_1 < 0.2$, $\overline{S}_2 > V_{CC} - 0.2$ Output open Other inputs < 0.2 or > V _{CC} - 0.2 Min. cycle		30	65	mA
I _{CC2}	Active supply current (AC. TTL level)	$\overline{S}_1 = V_{IL}$ or $\overline{S}_2 = V_{IH}$ Output open Other inputs = V _{IL} or V _{IH} Min. cycle		35	70	mA
I _{CC3}	Stand by supply current	$S_2 \leq 0.2$, Other inputs = 0 ~ V _{CC}	P, FP		2	mA
			P, F P-L		100	μA
I _{CC4}	Stand by supply current	$S_2 = V_{IL}$, $\overline{S}_1 = V_{IH}$, Other inputs = 0 ~ V _{CC}			3	mA
C _i	Input capacitance (Ta = 25°C)	V _I = GND, V _i = 25mVrms, f = 1MHz			6	pF
C _o	Output capacitance (Ta = 25°C)	V _O = GND, V _o = 25mVrms, f = 1MHz			8	pF

Note 1 Direction for current flowing into IC is indicated as positive (no mark)

2 Typical value is V_{CC} = 5V, Ta = 25°C

M5M5255P,FP-70,-85,-10,-12,-70L,-85L,-10L,-12L

MITSUBISHI (MEMORY/ASIC)

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**SWITCHING CHARACTERISTICS** ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)**Read cycle**

Symbol	Parameter	Limits												Unit	
		M5M5255P,FP-70 M5M5255P,FP-70L			M5M5255P,FP-85 M5M5255P,FP-85L			M5M5255P,FP-10 M5M5255P,FP-10L			M5M5255P,FP-12 M5M5255P,FP-12L				
		Min	Typ	Max											
t_{CR}	Read cycle time	70			85			100			120			ns	
$t_a(A)$	Address access time				70			85			100			120 ns	
$t_a(S_1)$	Chip select 1 access time				70			85			100			120 ns	
$t_a(S_2)$	Chip select 2 access time				70			85			100			120 ns	
$t_{dis}(S_1)$	Output disable time after S_1 high				30			30			35			40 ns	
$t_{dis}(S_2)$	Output disable time after S_2 low				30			30			35			40 ns	
$t_{en}(S_1)$	Output enable time after S_1 low	5			10			10			10			ns	
$t_{en}(S_2)$	Output enable time after S_2 high	5			10			10			10			ns	
$t_v(A)$	Data valid time after address change	20			20			20			20			ns	

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)**Write cycle**



Symbol	Parameter	Limits												Unit	
		M5M5255P,FP-70 M5M5255P,FP-70L			M5M5255P,FP-85 M5M5255P,FP-85L			M5M5255P,FP-10 M5M5255P,FP-10L			M5M5255P,FP-12 M5M5255P,FP-12L				
		Min	Typ	Max											
t_{ow}	Write cycle time	70			85			100			120			ns	
$t_w(w)$	Write pulse width	55			60			60			70			ns	
$t_{su}(A)$	Address set up time	0			0			0			0			ns	
$t_{su}(A-WH)$	Address set up time with respect to \bar{W} high	65			75			80			85			ns	
$t_{su}(S_1)$	Chip select set up time	65			75			80			85			ns	
$t_{su}(S_2)$	Chip select set up time	65			75			80			85			ns	
$t_{su}(D)$	Data set up time	30			35			35			40			ns	
$t_h(D)$	Data hold time	0			0			0			0			ns	
$t_{rec}(w)$	Write recovery time	0			0			0			0			ns	
$t_{dis}(w)$	Output disable time after \bar{W} low				25			30			35			40 ns	
$t_{en}(w)$	Output enable time after W high	5			5			10			10			ns	

M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L

MITSUBISHI (MEMORY/ASIC)



262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**TIMING DIAGRAM**

Read cycle

**Write cycle (\overline{W} control)**

M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L

MITSUBISHI (MEMORY/ASIC)

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**Write cycle (\overline{S}_1 control)****Write cycle (S₂ control)**

Note 3: Test condition

Input pulse level: 0.6~2.4V

Input pulse rise, fall time: 10ns

Load: 1 TTL, $C_L = 100\text{pF}$ (P, FP-12, P, FP-10, P, FP-12L, P, FP-10L) $C_L = 30\text{pF}$ (P, FP-70, P, FP-85)

Conditions of assessment: 1.5V

4: Hatching indicates the state is don't care.

5: Writing is executed while S₂ high overlaps \overline{S}_1 and \overline{W} high.6: If \overline{W} goes low simultaneously with or prior to \overline{S}_1 low or S₂ high, the output remains in the high-impedance state.

7: Don't apply inverted phase signal externally when DQ pin is in output mode.

M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L


MITSUBISHI (MEMORY/ASIC)

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**POWER DOWN CHARACTERISTICS****ELECTRICAL CHARACTERISTICS** ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_I(\overline{S_1})$	Chip select input $\overline{S_1}$	$2.2V \leq V_{CC(PD)}$	2.2			V
		$2V \leq V_{CC(PD)} \leq 2.2V$			$V_{CC(PD)}$	
$V_I(S_2)$	Chip select input S_2	$4.5V \leq V_{CC(PD)}$			0.8	V
		$V_{CC(PD)} < 4.5V$			0.2	
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3V$, Other inputs = 3V	P, FP		2	mA
			P, FP-L		50	μA

TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{SU(PD)}$	Power down setup time		0			ns
$t_{REC(PD)}$	Power down recovery time			t_{CR}		ns

POWER DOWN CHARACTERISTICS **S_1 control** **S_2 control**