

# MITSUBISHI LSIs M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L

**262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**

## MITSUBISHI (MEMORY/ASIC)

### DESCRIPTION

The M5M5255P, FP is a 262144-bit CMOS static RAM organized as 32768 words by 8 bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM.

The M5M5255P, FP provides two chip select input ( $\overline{S}_1$ ,  $S_2$ ). It is ideal for battery back up application.

### FEATURES

Type	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5255P, FP-70	70ns	70mA	2mA
M5M5255P, FP-85	85ns		
M5M5255P, FP-10	100ns		
M5M5255P, FP-12	120ns		
M5M5255P, FP-70L	70ns	100 $\mu$ A ( $V_{CC}=5.5V$ ) 50 $\mu$ A ( $V_{CC}=3.0V$ )	
M5M5255P, FP-85L	85ns		
M5M5255P, FP-10L	100ns		
M5M5255P, FP-12L	120ns		

- Single +5V Power Supply
- No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Directly TTL Compatible: All Inputs and Outputs
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by  $\overline{S}_1$ ,  $S_2$
- Common Data I/O


### APPLICATION

Small Capacity Memory Units.

### FUNCTION

The operation mode of the M5M5255P, FP is determined by

### PIN CONFIGURATION (TOP VIEW)




Outline 28P4 (DIP)  
28P2W (SOP)

a combination of the device control inputs  $\overline{S}_1$ ,  $S_2$ , and  $\overline{W}$ . Each mode is summarized in the function table. (see next page)

A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S}_1$  and the high level  $S_2$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\overline{W}$ ,  $\overline{S}_1$  or  $S_2$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained.

A read cycle is executed by setting  $\overline{W}$  at a high level while  $\overline{S}_1$  and  $S_2$  are in an active state ( $\overline{S}_1=L$ ,  $S_2=H$ )

### BLOCK DIAGRAM



**M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L**

MITSUBISHI (MEMORY/ASIC)

**262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**

When setting  $\overline{S}_1$  at a high level or  $S_2$  at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\overline{S}_1$  and  $S_2$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

**FUNCTION TABLE**

$\overline{S}_1$	$S_2$	$\overline{W}$	Mode	DQ	$I_{CC}$
H	X	X	Non selection	high-impedance	Standby
X	L	X	Non selection	high-impedance	Standby
L	H	L	Write	DIN	Active
L	H	H	Read	DOUT	Active

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage	With respect to GND	-0.3 ~ 7	V
$V_i$	Input voltage		-0.3 ~ $V_{CC}+0.3$	V
$V_o$	Output voltage		0 ~ $V_{CC}$	V
$T_{opr}$	Operating temperature	$T_a=25^\circ\text{C}$	0 ~ 70	$^\circ\text{C}$
$T_{stg}$	Storage temperature		-65 ~ 150	$^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS** ( $T_a=0\sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{iL}$	low input voltage	-0.3		0.8	V
$V_{iH}$	high input voltage	2.2		$V_{CC}+0.3$	V

**ELECTRICAL CHARACTERISTICS** ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{CC}=5\text{V}\pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{iH}$	High input voltage		2.2		$V_{CC}+0.3$	V
$V_{iL}$	Low input voltage		-0.3		0.8	V
$V_{oH}$	High output voltage	$I_{OH}=-1\text{mA}$	2.4			V
$V_{oL}$	Low output voltage	$I_{OL}=2\text{mA}$			0.4	V
$I_i$	Input current	$V_i=0\sim V_{CC}$			$\pm 1$	$\mu\text{A}$
$I_{OZH}$	High level output current in off-state	$\overline{S}_1=V_{iH}$ or $S_2=V_{iL}$			1	$\mu\text{A}$
$I_{OZL}$	Low level output current in off-state	$V_i=0\sim V_{CC}$			-1	$\mu\text{A}$
$I_{CC1}$	Active supply current (AC, MOS level)	$\overline{S}_1<0.2$ , $S_2>V_{CC}-0.2$ Output open Other inputs $<0.2$ or $>V_{CC}-0.2$ Min. cycle		30	65	mA
$I_{CC2}$	Active supply current (AC, TTL level)	$\overline{S}_1=V_{iL}$ or $S_2=V_{iH}$ Output open Other inputs = $V_{iL}$ or $V_{iH}$ Min. cycle		35	70	mA
$I_{CC3}$	Stand by supply current	$S_2\leq 0.2\text{V}$ , Other inputs = $0\sim V_{CC}$	P, FP		2	mA
			P, FP-L		100	$\mu\text{A}$
$I_{CC4}$	Stand by supply current	$S_2=V_{iL}$ , $\overline{S}_1=V_{iH}$ , Other inputs = $0\sim V_{CC}$			3	mA
$C_i$	Input capacitance ( $T_a=25^\circ\text{C}$ )	$V_i=\text{GND}$ , $V_i=25\text{mVrms}$ , $f=1\text{MHz}$			6	pF
$C_o$	Output capacitance ( $T_a=25^\circ\text{C}$ )	$V_o=\text{GND}$ , $V_o=25\text{mVrms}$ , $f=1\text{MHz}$			8	pF

Note 1 Direction for current flowing into IC is indicated as positive (no mark)  
2 Typical value is  $V_{CC}=5\text{V}$ ,  $T_a=25^\circ\text{C}$



**M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L**

MITSUBISHI (MEMORY/ASIC)

**262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM****SWITCHING CHARACTERISTICS** ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{CC}=5V\pm 10\%$ , unless otherwise noted)**Read cycle**

Symbol	Parameter	Limits												Unit
		M5M5255P, FP-70			M5M5255P, FP-85			M5M5255P, FP-10			M5M5255P, FP-12			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{CR}$	Read cycle time	70			85			100			120			ns
$t_a(A)$	Address access time			70			85			100			120	ns
$t_a(S_1)$	Chip select 1 access time			70			85			100			120	ns
$t_a(S_2)$	Chip select 2 access time			70			85			100			120	ns
$t_{dis}(S_1)$	Output disable time after $\overline{S_1}$ high			30			30			35			40	ns
$t_{dis}(S_2)$	Output disable time after $S_2$ low			30			30			35			40	ns
$t_{en}(S_1)$	Output enable time after $\overline{S_1}$ low	5			10			10			10			ns
$t_{en}(S_2)$	Output enable time after $S_2$ high	5			10			10			10			ns
$t_v(A)$	Data valid time after address change	20			20			20			20			ns

**TIMING REQUIREMENTS** ( $T_a=0\sim 70^\circ\text{C}$ ,  $V_{CC}=5V\pm 10\%$ , unless otherwise noted)**Write cycle**

Symbol	Parameter	Limits												Unit
		M5M5255P, FP-70			M5M5255P, FP-85			M5M5255P, FP-10			M5M5255P, FP-12			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{CW}$	Write cycle time	70			85			100			120			ns
$t_w(W)$	Write pulse width	55			60			60			70			ns
$t_{su}(A)$	Address set up time	0			0			0			0			ns
$t_{su}(A-WH)$	Address set up time with respect to $\overline{W}$ high	65			75			80			85			ns
$t_{su}(S_1)$	Chip select set up time	65			75			80			85			ns
$t_{su}(S_2)$	Chip select set up time	65			75			80			85			ns
$t_{su}(D)$	Data set up time	30			35			35			40			ns
$t_h(D)$	Data hold time	0			0			0			0			ns
$t_{rec}(W)$	Write recovery time	0			0			0			0			ns
$t_{dis}(W)$	Output disable time after $\overline{W}$ low			25			30			35			40	ns
$t_{en}(W)$	Output enable time after $\overline{W}$ high	5			5			10			10			ns


**M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L**

MITSUBISHI (MEMORY/ASIC)


**262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**

**TIMING DIAGRAM**

**Read cycle**



**Write cycle ( $\bar{W}$  control)**




**M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L**


MITSUBISHI (MEMORY/ASIC)

**262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**

**Write cycle ( $\overline{S}_1$  control)**



**Write cycle ( $S_2$  control)**



Note 3: Test condition

Input pulse level: 0.6~2.4V

Input pulse rise, fall time: 10ns

Load: 1 TTL,  $C_L = 100pF$  (P, FP-12, P, FP-10, P, FP-12L, P, FP-10L)

$C_L = 30pF$  (P, FP-70, P, FP-85)

Conditions of assessment: 1.5V

4: Hatching indicates the state is don't care.

5: Writing is executed while  $S_2$  high overlaps  $\overline{S}_1$  and  $\overline{W}$  low.

6: If  $\overline{W}$  goes low simultaneously with or prior to  $\overline{S}_1$  low or  $S_2$  high, the output remains in the high-impedance state.

7: Don't apply inverted phase signal externally when DQ pin is in output mode.

**M5M5255P, FP-70, -85, -10, -12, -70L, -85L, -10L, -12L**

MITSUBISHI (MEMORY/ASIC)

**262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM**

**POWER DOWN CHARACTERISTICS**

**ELECTRICAL CHARACTERISTICS** ( $T_a=0\sim 70^\circ\text{C}$ , unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_1(\overline{S}_1)$	Chip select input $\overline{S}_1$	$2.2\text{V} \leq V_{CC(PD)}$	2.2			V
		$2\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$		$V_{CC(PD)}$		
$V_1(S_2)$	Chip select input $S_2$	$4.5\text{V} \leq V_{CC(PD)}$			0.8	V
		$V_{CC(PD)} < 4.5\text{V}$			0.2	
$I_{CC(PD)}$	Power down supply current	$V_{CC}=3\text{V}$ , Other inputs $=3\text{V}$	P, FP		2	mA
			P, FP-L		50	$\mu\text{A}$

**TIMING REQUIREMENTS** ( $T_a=0\sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		$t_{CR}$			ns

**POWER DOWN CHARACTERISTICS**

**$\overline{S}_1$  control**



**$S_2$  control**

