

# SN54HCT138, SN74HCT138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS171C – MARCH 1984 – REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporate Three Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


## description

The 'HCT138 are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.


The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low ( $\bar{G}$ ) and one active-high (G) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54HCT138 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74HCT138 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

SN54HCT138 . . . J OR W PACKAGE  
SN74HCT138 . . . D, N, OR PW PACKAGE  
(TOP VIEW)



SN54HCT138 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


# SN54HCT138, SN74HCT138 3-LINE TO 8-LINE DECODERS/DEMULITPLEXERS

SCLS171C – MARCH 1984 – REVISED MAY 1997

FUNCTION TABLE


INPUTS			OUTPUTS										
ENABLE			SELECT			Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
G1	$\bar{G}_{2A}$	$\bar{G}_{2B}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	L	H	H	H	H	L	H	H	H	H
H	L	L	H	H	L	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

## logic symbols (alternatives)<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, J, N, PW, and W packages.

**logic diagram (positive logic)**



Pin numbers shown are for the D, J, N, PW, and W packages.

**absolute maximum ratings over operating free-air temperature range<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1) .....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 50$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package .....	113°C/W
N package .....	78°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

# SN54HCT138, SN74HCT138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS171C – MARCH 1984 – REVISED MAY 1997

## recommended operating conditions

		SN54HCT138			SN74HCT138			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		2	V <sub>CC</sub> = 4.5 V to 5.5 V		2	V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V		0	V <sub>CC</sub> = 4.5 V to 5.5 V		0.8	V
V <sub>I</sub>	Input voltage	V <sub>CC</sub>		0	V <sub>CC</sub>		0	V
V <sub>O</sub>	Output voltage	V <sub>CC</sub>		0	V <sub>CC</sub>		0	V
t <sub>t</sub>	Input transition (rise and fall) time	V <sub>CC</sub>		0	V <sub>CC</sub>		500	ns
T <sub>A</sub>	Operating free-air temperature	–55		125	–40		85	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HCT138	SN74HCT138	UNIT
			MIN	TYP	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	4.5 V	4.4	4.499		4.4	4.4	V
			3.98	4.3		3.7	3.84	
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	4.5 V	0.001	0.1		0.1	0.1	V
			0.17	0.26		0.4	0.33	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0	5.5 V	±0.1	±100		±1000	±1000	nA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	5.5 V		8		160	80	μA
ΔI <sub>CC</sub> <sup>†</sup>	One input at 0.5 V or 2.4 V, Other inputs at 0 or V <sub>CC</sub>	5.5 V	1.4	2.4		3	2.9	mA
C <sub>i</sub>		4.5 V to 5.5 V	3	10		10	10	pF

<sup>†</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.


## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HCT138	SN74HCT138	UNIT
				MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A, B, or C	Any Y	4.5 V	23	36		54	45	ns
			5.5 V	17	32		49	34	
	Enable	Any Y	4.5 V	22	33		50	42	
			5.5 V	18	30		45	38	
t <sub>t</sub>		Y	4.5 V	12	15		22	19	ns
			5.5 V	11	14		20	17	

## operating characteristics, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	85 pF

### PARAMETER MEASUREMENT INFORMATION



- NOTES:
- $C_L$  includes probe and test-fixture capacitance.
  - Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.
  - The outputs are measured one at a time with one input transition per measurement.
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
| [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## **SN74HCT138, 3-Line To 8-Line Decoders/Demultiplexers**

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54HCT138	SN74HCT138
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	CMOS	CMOS
Output Drive (mA)		-4/4
Output	2S	2S
From	3	3
To	8	8

### **FEATURES**

[▲ Back to Top](#)

- Inputs Are TTL-Voltage Compatible
- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporate Three Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

### **DESCRIPTION**

[▲ Back to Top](#)

The 'HCT138 are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low (G\l) and one active-high (G) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54HCT138 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HCT138 is characterized for operation from -40°C to 85°C.

### **TECHNICAL DOCUMENTS**

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### **DATASHEET**

[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn74hct138.pdf](#) (95 KB, Rev.C) (Updated: 05/01/1997)

### **APPLICATION NOTES**

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [SN54/74HCT CMOS Logic Family Applications and Restrictions](#) (SCLA011 - Updated: 05/01/1996)
- [Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

## RELATED DOCUMENTS

[▲ Back to Top](#)

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

## SAMPLES

[▲ Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
SN74HCT138D	SOP (D)	16	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HCT138N	PDIP (N)	16	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HCT138PWR	TSSOP (PW)	16	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>

## PRICING/AVAILABILITY/PKG

### DEVICE INFORMATION

ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   \$US	STD PACK QTY
SN74HCT138D	ACTIVE	SOP (D)   16	-40 TO 85	<a href="#">View Contents</a>	1KU   0.22	40
SN74HCT138DR	ACTIVE	SOP (D)   16	-40 TO 85	<a href="#">View Contents</a>	1KU   0.22	2500
SN74HCT138N	ACTIVE	PDIP (N)   16	-40 TO 85	<a href="#">View Contents</a>	1KU   0.22	25
SN74HCT138N3	OBSOLETE	PDIP (N)   16	-40 TO 85	<a href="#">View Contents</a>	1KU	
SN74HCT138NSR	ACTIVE	SOP (NS)   16		<a href="#">View Contents</a>	1KU   0.25	2000
SN74HCT138PWLE	OBSOLETE	TSSOP (PW)   16	-40 TO 85	<a href="#">View Contents</a>	1KU	
SN74HCT138PWR	ACTIVE	TSSOP (PW)   16	-40 TO 85	<a href="#">View Contents</a>	1KU   0.22	2000

[▲ Back to Top](#)

### TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002

IN STOCK	IN PROGRESS QTY DATE	LEAD TIME
N/A*	2000   03 Oct	2 WKS
	280   09 Oct	
	2000   22 Oct	
N/A*		6 WKS
N/A*	>10k   07 Oct	3 WKS
	2000   28 Oct	
N/A*		Not Available
N/A*		6 WKS
N/A*		Not Available
N/A*	2000   19 Sep	2 WKS

### REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002

DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
Avnet   AMERICA	>1k	<a href="#">BUY NOW</a>
DigiKey   AMERICA	>1k	<a href="#">BUY NOW</a>
Avnet   AMERICA	>1k	<a href="#">BUY NOW</a>
Avnet   AMERICA	>1k	<a href="#">BUY NOW</a>

---

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



**TEXAS INSTRUMENTS**

© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)