

The UCx907 family of load share controller ICs provides all the necessary features to allow multiple-independent-power modules to be paralleled such that each module supplies only its proportionate share to total-load current.

This sharing is accomplished by controlling each module's power stage with a command generated from a voltage-feedback amplifier whose reference can be independently adjusted in response to a common-share-bus voltage. By monitoring the current from each module, the current share bus circuitry determines which paralleled module would normally have the highest output current and, with the designation of this unit as the master, adjusts all the other modules to increase their output current to within 2.5% of that of the master.

The current share bus signal interconnecting all the paralleled modules is a low-impedance, noise-insensitive line which will not interfere with allowing each module to act independently should the bus become open or shorted to ground. The UC3907 controller will reside on the output side of each power module and its overall function is to supply a voltage feedback loop. The specific architecture of the power stage is unimportant. Either switching or linear designs may be utilized and the control signal may be either directly coupled or isolated though the use of an optocoupler or other isolated medium.


Other features of the UC3907 include 1.25% accurate reference: a low-loss, fixed-gain current-sense amplifier, a fully differential, high-impedance voltage sensing capability, and a status indicator to designate which module is performing as master.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

block diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage	35 V
Opto out voltage	35 V
Opto out current	20 mA
Status indicate sink current	20 mA
C/S input voltage	35 V
Share bus voltage	–0.3 V to 35 V
Other analog inputs and outputs (zener clamped) maximum forced voltage	–0.3 V to10 V
Other analog inputs and outputs (zener clamped) maximum forced current	±10 mA
Ground amp sink current	50 mA
Pins 1, 9, 12, 15 sink current	20 mA
Storage temperature range, T _{stg}	–65°C to 150°C
Junction temperature, T _J	–55°C to 150°C
Lead temperature (solder 10 seconds)	300°C

[†] Pin Nos. refer to 16 Pin DIL Package.



[‡] Currents are positive into, negative out of the specified terminal. Consult packaging section of databook for thermal limitations and considerations of package.

electrical characteristics, these specifications apply for $T_A = -55^{\circ}C$ to 125°C for UC1907, -40°C to 85°C for UC2907, and 0°C to 70°C for UC3907, $V_{IN} = 15$ V, $T_A = T_J$ (unless otherwise stated)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Voltage Amp Section	•					
Input voltage	COMP = 1 V,	A = 25°C	1.975	2.000	2.025	V
	COMP = 1 V,	ver temp	1.960	2.000	2.040	V
Line regulation	V _{IN} = 4.5 V to 35 V	V _{IN} = 4.5 V to 35 V			15	mV
Load regulation	IL reference = 0.0 mA to -10 m/	A			10	mV
Long term stability	$T_A = 125^{\circ}C$, 1000hrs S	See Note 2		5	25	mV
Total output variation	Line, load, temp	Line, load, temp			2.040	
Input adjust range	ADJ OUT from max high to max	ADJ OUT from max high to max low		100	115	mV
Input bias current		1				μΑ
Open loop gain	COMP = 0.75 V to 1.5 V		65			dB
Unity gain bandwidth	T _A = 25°C	See Note 2	700			kHz
Output sink current	(+) SENSE = 2.2 V, C	COMP = 1 V	6	15		mA
Output source current	(+) SENSE = 1.8 V, C	COMP = 1 V	400	600		μΑ
V _{OUT} high	(+) SENSE = 1.8 V, I _I	_ = -400 μΑ	1.85	2		V
V _{OUT} low	(+) SENSE = 2.2 V, I _L	_ = 1 mA		0.15	0.40	V
Reference Section			•			
Output voltage	T _A = 25°C		1.970	2.000	2.030	V
	Over operating temp		1.955	2.000	2.045	V
Short circuit current	VREF = 0.0 V		-15	-30	-60	mA
Ground Amp Section						
Output voltage			200	250	300	mV
Common mode variation	(-) SENSE from 0.0 V to 2 V	(-) SENSE from 0.0 V to 2 V			5	mV
Load regulation	$I_L = 0.0 \text{ mA to } 20 \text{ mA},$ T	A = 25°C			10	mV
	$I_L = 0.0 \text{ mA to } 20 \text{ mA},$	ver temp			15	mV
Adjust Amp Section	·					
Input offset voltage	ADJ OUT = 1.5 V, V _{CM} = 0.0 V	ADJ OUT = 1.5 V, V _{CM} = 0.0 V		50	60	mV
Input bias current			-2			μА
Open loop gain	1.5 V ≤ ADJ OUT ≤ 2.25 V		65			dB
Unity gain bandwidth	$T_A = 25^{\circ}C$, $C_{OUT} = 1 \mu$.F See Note 2		500		Hz
Transconductance	$I_{OUT} = -10 \mu\text{A} \text{ to } 10 \mu\text{A},$ V	OUT = 1.5 V	1.7	3	4.5	ms
Output sink current	$V_{ID} = 0.0 V,$ A	DJ OUT = 1.5 V	55	135	225	μΑ
Output source current	$V_{ID} = 250 \text{ mV},$ A	DJ OUT = 1.5 V	110	200	350	μΑ
V _{OUT} high	V _{ID} = 250 mV,	OUT = - 50 mA	2.20	2.70	2.90	V
V _{OUT} low	V _{ID} = 0.0 V,	OUT = 50 mA		0.75	1.15	V
Common mode rejection ratio	V _{CM} = 0.0 to 10 V		70			dB
Output gain to V/A	V _{OUT} ADJ OUT = 1.5 V to 2 V		50	57	64	mV/V
	Δ(+) SENSE/ ΔADJ OUT		50	57	64	mV/V

NOTE 1: Unless otherwise specified all voltages are with respect to (–) SENSE. Currents are positive into, negative out of the specified terminal. NOTE 2: Ensured by design. Not production tested.



UC1907, UC2907, UC3907 **LOAD SHARE CONTROLLER**

SLUS165A - MARCH 1999 - REVISED SEPTEMBER 2000

electrical characteristics, these specifications apply for $T_A = -55^{\circ}C$ to 125°C for UC1907, -40°C to 85°C for UC2907, and 0°C to 70°C for UC3907, $V_{IN} = 15$ V, $T_A = T_J$ (unless otherwise stated)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Current Amp Section			•			
Gain	V _{CM} = 0.0 V,	V _{ID} = 50 mV to 100 mV	19.2	19.6	20.1	V/V
Output voltage	V _{C/S} (+) = V _{C/S} (-) = 0.0 V	T _A = 25°C	210	250	290	mV
	$V_{C/S}(+) = V_{C/S}(-) = 0.0 \text{ V}$	over temp	180	250	330	mV
Input offset change with common mode input	V _{CM} = 0 V to 13 V				600	μV/V
V _{OUT} high	V _{ID} = 1 V		10	14.5		V
V _{OUT} low	$V_{ID} = -1 V,$	I _L = 1 mA		350	450	mV
Power supply rejection ratio	V _{IN} = 4.5 V to 35 V,	V _{CM} = 0.0 V	60			dB
Slew rate				0.4		V/μs
Drive Amp Section R _{SET} = 500 Ω to Art	ificial GND, Opto Drive = 15 V	1				
Voltage gain	COMP = 0.5 V to 1 V		2.3	2.5	2.6	V/V
ISET VOUT high	(+) SENSE = 2.2 V		3.8	4.1	4.4	V
ISET VOUT low	(+) SENSE = 1.8 V			270	300	mV
Opto out voltage range			4		35	V
Zero current input threshold			1.55	1.65	1.75	V
Buffer Amp Section						
Input offset voltage	Input = 1 V				5	mV
Output off impedance	Input = 1 V,	output = 1.5 V to 2 V	5	10	20	kΩ
Output source current	Input = 1 V,	output = 0.5 V	6	15		mA
Common mode rejection ratio	V _{CM} = 0.3 V to 10 V		70			dB
Power supply rejection ratio	V _{IN} = 4.5 V to 35 V		70			dB
Under Voltage Lockout Section						
Startup threshold				3.7	4.4	V
Threshold hysteresis				20		mV
Status Indicate Section						
V _{OUT} low	ADJ OUT = current share but	ıs		0.2	0.5	V
Output leakage	ADJ OUT = 1 V,	V _{OUT} = 35 V		0.1	5	μΑ
Total Stand by Current Section						
Startup current	V _{IN} = UVLO - 0.2 V			3	5	mA
Operating current	V _{IN} = 35 V			6	10	mA

NOTE 1: Unless otherwise specified all voltages are with respect to (–) SENSE. Currents are positive into, negative out of the specified terminal. NOTE 2: Ensured by design. Not production tested.



pin assignments

(–) **SENSE**: (Pin 4) This is a high-impedance pin allowing remote sensing of the system ground, bypassing any voltage drops which might appear in the power return line. This point should be considered as the true ground. Unless otherwise stated, all voltages are with respect to this point.

Artificial Ground: (Pin 6) This is a low-impedance-circuit ground which is exactly 250 mV above the (–) SENSE terminal. This offset allows the ground buffer amplifier negative headroom to return all the control bias and operating currents while maintaining a high impedance at the (–) SENSE input.

Power RTN: (Pin 5) This should be the most negative voltage available and can range from zero to 5 V below the (–) SENSE terminal. It should be connected as close to the power source as possible so that voltage drops across the return line and current-sensing impedances lie between this terminal and the (–) SENSE point.

VREF: (Pin 7) The internal voltage reference is a band-gap circuit set at 2.0 V with respect to the (–) SENSE input (1.75 V above the artificial ground), and an accuracy of $\pm 1.5\%$. This circuit, as well as all the other chip functions, will work over a supply voltage range of 4.5 V to 35 V allowing operation from unregulated dc, an auxiliary voltage, or the same output voltage that it is controlling. Under-voltage lockout has been included to insure proper startup by disabling internal bias currents until the reference rises into regulation.

Voltage Amplifier: (Pins 11, 12) This circuit is the feedback-control-gain stage for the power module's output-voltage regulation, and overall-loop compensation will normally be applied around this amplifier. Its output will swing from slightly above the ground return to an internal clamp of 2.0 V. The reference trimming is performed closed loop, and measured at pin 11, (+) SENSE. The value is trimmed to 2 V ±1.25%.

Drive Amplifier: (Pins 8, 9, 12) This amplifier is used as an inverting buffer between the voltage amplifier's output and the medium used to couple the feedback signal to the power controller. It has a fixed-voltage gain of 2.5 and is usually configured with a current-setting resistor to ground. This establishes a current-sinking output optimized to drive optical couplers biased at any voltage from 4.5 V to 35 V, with current levels up to 20 mA. The polarity of this stage is such that an increasing voltage at the voltage amplifier's sense input (as, for example, at turnon) will increase the opto's current. In a nonisolated application, a voltage signal ranging from 0.25 V to 4.1 V may be taken from the current-setting output but it should be noted that this voltage will also increase with increasing sense voltage and an external inverter may be required to obtain the correct feedback polarity.

Current Amplifier: (Pins 1, 2, 3) This amplifier has differential-sensing capability for use with an external shunt in the power-return line. The common mode range of its input will accommodate the full range between the power return point and VCC-2 V which will allow undefined-line impedances on either side of the current shunt. The gain is internally set at 20, giving the user the ability to establish the maximum-voltage drop across the current-sense resistor at any value between 50 mV and 500 mV. While the bandwidth of this amplifier may be reduced with the addition of an external-output capacitor to ground, in most cases this is not required as the compensation of the adjust amplifier will typically form the dominant pole in the adjust loop.

Buffer Amplifier: (Pins 1, 15) This amplifier is a unidirectional buffer which drives the current-share bus. The line which will interconnect all power modules paralleled for current sharing. Since the buffer amplifier will only source current, it insures that the module with the highest-output current will be the master and drive the bus with a low-impedance drive capability. All other buffer amplifiers will be inactive with each exhibiting a $10-k\Omega$ load impedance to ground. The share bus terminal is protected against both shorts to ground and accidental voltages in excess of 50 V.



pin assignments

Adjust Amplifier: (Pins 13, 14, 15) This amplifier adjusts the individual module's reference voltage to maintain equal-current sharing. It is a transconductance type in order that its bandwidth may be limited and noise kept out of the reference-adjust circuitry, with a simple capacitor to ground. The function of this amplifier is to compare its own module-output current to the share-bus signal, which represents the highest output current. This will force an adjust command which is capable of increasing the reference voltage as seen by the voltage amplifier by as much as 100 mV. This number stems from the 17.5:1 internal resistor ratio between the adjust amplifier's clamped output and the reference, and represents a 5% total range of adjustment. This value should be adequate to compensate for unit-to-unit reference and external-resistor tolerances. The adjust amplifier has a built-in 50-mV offset on its inverting input which will force the unit acting as the master to have a low output, resulting in no change to the reference. While this 50-mV offset represents an error in current sharing, the gain of the current amplifier reduces it to only 2.5 mV across the current-sense resistor. It should also be noted that when the module is acting independently with no connection to the share bus node, or when the share bus node is shorted to ground, its reference voltage will be unchanged. Since only the circuit acting as a master will have a low output from the adjust amplifier, this signal is used to activate a flag output to identify the master, should some corrective action be needed.

Status Indicate: (Pin 16) This pin is an open-collector output intended to indicate the unit which is acting as the master. It achieves this by sensing when the adjust amp is in its low state and pulling the status-indicate pin low.

additional information

Please refer to additional application information.

- 1. By Mark Jordan, *UC3907 Load Share IC Simplifies Parallel Power Supply Design*, TI Literature Number SLUA147.
- 2. By Laszlo Balogh, *UC3902 Load Share Controller and its Performance in Distributed Power Systems*, TI Literature Number SLUA128.




Figure 1. Load System Diagram



additional information (continued)




Figure 2. Load System Connection Diagram




Figure 3. UC3907 In a Load-Sharing Feedback Loop for an Off-Line Isolated Supply

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated