2 Megabit

 $(256K \times 8)$ 

**Erasable** 

**CMOS** 

**EPROM** 

UV

**Low Voltage** 

### K

### **Features**

- Wide Power Supply Range, 3.0 V to 5.5 V
- Fast Read Access Time 150 ns
- Compatible with JEDEC Standard AT27C020
- Low Power 3.3-Volt CMOS Operation

20 μA max. Standby

29 mW max. Active at 5 MHz for Vcc = 3.6 V

138 mW max. Active at 5 MHz for Vcc = 5.5 V

Wide Selection of JEDEC Standard Packages

32-Lead 600-mil PDIP and Cerdip

32-Pad PLCC and LCC

32-Lead TSOP

- High Reliability CMOS Technology 2000 V ESD Protection
  - 200 mA Latchup Immunity
- Rapid Programming 100 μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

## **Description**

The AT27LV020 chip is a low power, low voltage 2,097,152 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized as 256K x 8 bits. It requires only one supply in the range of 3.0 to 5.5 V in normal read mode operation, making it ideal for portable systems.

With a typical power draw of only 10 mW at 1 MHz and  $V_{CC}$  at 3.3 V, the AT27LV020 draws less than one-fifth the power of a standard 5-V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3.3 V. (continued)


## **Pin Configurations**

Pin Name	Function
A0-A17	Addresses
00-07	Outputs
Œ	Chip Enable
ŌĒ	Output Enable
PGM	Program Strobe

### CDIP, PDIP Top View

VPP A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 O1		1 2 3 4 5 6 7 8 9 10 11 12 13 14	~~	32 31 30 29 28 27 26 25 24 23 22 21 20 19		VCC PGM A17 A14 A13 A8 A9 A11 OE A10 CE O7
	9				F.	O5
02	9	15		18	Р	04
GND	9	16		17	Ρ	03

### LCC, PLCC Top View



TSOP Top View
Type 1

· · ·	
A11 A9 0 1 2	32 30 31 A10 OE
A8 A3 = 3 2	30 29 07 CE
A14 A17 0 6 5	28 27 5 05 06
PGM 7	26 25 03 04
VPP A16 10 9	24 23 02 GND
A15 4 11	22 P O1
A7 A12 E 12 13	20 19 00 A0
A5	18 17 A3 A2
A4 □ 16	17 🗀 70





### **Description** (Continued)

The AT27LV020 comes in a choice of industry standard JEDEC-approved packages, including: one-time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two-line control  $(\overline{CE}, \overline{OE})$  to give designers the flexibility to prevent bus contention.


The AT27LV020 operating with  $V_{CC}$  at 3.0 V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{CC} = 5.0 \text{ V}$ .

Atmel's 27LV020 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only  $100~\mu s$ /byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV020 programs identically as an AT27C020.

### **Erasure Characteristics**

The entire memory array of the AT27LV020 is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unitentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

## **Block Diagram**



## **Absolute Maximum Ratings\***

Temperature Under Bias40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0 V to +14.0 V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0 V to +14.0 V <sup>(1)</sup>
Integrated UV Erase Dose7258 W•sec/cm <sup>2</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Notes:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{\rm CC}$  + 0.75 V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	ŌE	PGM	Ai	$V_{PP}$	Vcc	Outputs
Read	V <sub>I</sub> L	ViL	X <sup>(1)</sup>	Ai	Х	Vcc	Douт
Output Disable	X	ViH	Х	Х	Х	Vcc	High Z
Standby	ViH	Х	Х	X	X	Vcc	High Z
Rapid Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	VPP	Vcc (2)	DIN
PGM Verify <sup>(2)</sup>	VIL	ViL	VIH	Ai	VPP	Vcc (2)	Dout
PGM Inhibit <sup>(2)</sup>	VIH	X	X	X	V <sub>PP</sub>	Vcc (2)	High Z
Product Identification <sup>(2),(4)</sup>	VIL	VIL	Х	A9=V <sub>H</sub> <sup>(3)</sup> A0=V <sub>IH</sub> or V <sub>IL</sub> A1-A17=V <sub>IL</sub>	х	Vcc (2)	Identification Code

Notes: 1. X can be VIL or VIH.

- Refer to Programming characteristics. Programming modes require V<sub>CC</sub> ≥ 4.5 V.
- 3.  $V_H = 12.0 \pm 0.5 \text{ V}$ .

 Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.

### 3

## D.C. and A.C. Operating Conditions for Read Operation

		AT27LV020				
		-15	-20	-25		
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C		
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C		
Vcc Power Supply		3.0 V to 5.5 V	3.0 V to 5.5 V	3.0 V to 5.5 V		

= Advance Information

## D.C. and Operating Characteristics for Read Operation

(VCC = 3.0 V to 5.5 V unless otherwise specified)

Symbol	Parameter	Condi	tion		Min	Max	Units
lu	Input Load Current	VIN = 0	V to Vcc			±1	μΑ
ILO	Output Leakage Current	Vout =	∈ 0 V to Vcc			±5	μА
IPP1 (2)	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> =	Vcc			10	μΑ
		MOC) OF Verlook	Vcc = 3	.6 V	20	μА	
Isa	V <sub>CC</sub> <sup>(1)</sup> Standby Current	ISB1 (C	CMOS), $\overline{CE} = V_{CC} \pm 0.3 \text{ V}$	Vcc = 5	.5 V	100	μА
136	VCC Standby Suitent	L - /T	TI) OF 00+1/ 051/	Vcc = 3	.6 V	100	μА
		I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0 \text{ to V}_{CC} + 0.5 \text{ V}$		Vcc = 5	.5 V	1	mA
	Vcc Active Current	Icc <sub>1</sub>	$\underline{f}$ = 5 MHz, lout = 0 mA, $\overline{CE}$ = V <sub>IL</sub> , V <sub>CC</sub> = 3.6 V	Com.		8	mΑ
Icc				Ind.		10	mA
icc		lcc2	<u>f = 5 MHz</u> , l <sub>OUT</sub> = 0 mA CE = V <sub>IL</sub> , V <sub>CC</sub> = 5.5 V	Com.		25	mA
				Ind.		30	mA
VIL	Input Low Voltage				-0.6	0.8	٧
ViH	Input High Voltage			•	2.0	Vcc+0.5	٧
V	0		1.0 mA			.4	٧
VoL	Output Low Voltage	loL = 1	00 μΑ			.2	٧
V	Outmant Himb Valtaria	loн = -2.0 mA			2.4		٧
Vон	Output High Voltage	lon = -	100 μΑ		Vcc-0.2	2	٧

Notes: 1.  $V_{\rm CC}$  must be applied simultaneously or before  $V_{\rm PP}$ , and removed simultaneously or after  $V_{\rm PP}$ .

## A.C. Characteristics for Read Operation (VCC = 3.0V to 5.5V)

				AT27LV020						
				-1	15	-4	20	-2	25	
Symbol	Parameter	Condition		Min	Max	Min	Мах	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE = VIL	Com.		150		200		250	ns
Address to Output Delay	CE = CE = VIL	Ind.		150		200		250	ns	
tce (2)	CE to Output Delay	OE = VIL			150		200		250	ns
toE (2,3)	OE to Output Delay	CE = VIL			60		70		100	ns
t <sub>DF</sub> (4,5)	OE or CE High to Output Float				50		50		50	ns
tон	Output Hold from Address, CE or OE, whichever occurred first		•	0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.


= Advance Information



<sup>2.</sup>  $V_{PP}$  may be connected directly to  $V_{CC},$  except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}.$ 



## A.C. Waveforms for Read Operation (1)



## **Input Test Waveform and Measurement Level**



 $t_R$ ,  $t_F < 20$  ns (10% to 90%)

#### Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V. See Input Test Waveforms and Measurement Levels.
- 2.  $\overline{OE}$  may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of  $\overline{CE}$  without impact on t<sub>CE</sub>.
- 3. OE may be delayed up to t<sub>ACC</sub>-t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.

### **Output Test Load**




Note:  $C_L = 100 \text{ pF}$  including jig capacitance.

## Pin Capacitance (f = 1 MHz, $T = 25^{\circ}C$ )

	Тур	Max	Units	Conditions
CIN	. 4	8	pF	$V_{IN} = 0 V$
Cout	8	12	pF	Vout = 0 V

Notes: 1. Typical values for 5-V supply voltage. This parameter is only sampled and is not 100% tested.

## **Programming Waveforms** (1)



### Notes

- 1. The Input Timing Reference is 0.8~V for  $V_{IL}$  and 2.0~V for  $V_{IH}$ .
- toE and tDFP are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27LV020 a 0.1-μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

## **D.C. Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 13.0 \pm 0.25 V$ 

Sym-		Test	Lin	Limits		
bol	Parameter	Conditions	Min	Max	Units	
lu	Input Load Current	VIN=VIL,VIH		10	μΑ	
VIL	Input Low Level	(All Inputs)	-0.6	0.8	٧	
ViH	Input High Level		2.0	V <sub>CC+</sub> 1	٧	
Vol	Output Low Volt.	loL=2.1 mA		.45	٧	
Vон	Output High Volt.	loн=-400 μA	2.4		٧	
lcc2	V <sub>CC</sub> Supply Curren (Program and Ver	it ify)		40	mA	
IPP2	V <sub>PP</sub> Supply Current	CE=PGM=Vii	L	20	mA	
VID	A9 Product Identification Voltage		11.5	12.5	V	

## A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 13.0 \pm 0.25 V$ 

Sym- bol	Parameter	Test Conditions* (see Note 1)	<b>Li</b> r Min	nits Max l	Jnits
tas	Address Setup Tir	me	2		μS
tces	CE Setup Time		2		μS
toes	OE Setup Time	<u> </u>	2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Tim	ie	0		μs
tDH	Data Hold Time		2		μ\$
tDFP	OE High to Output Float Delay	(Note 2)	0	130	ns
tvps	V <sub>PP</sub> Setup Time		2		μS
tvcs	V <sub>CC</sub> Setup Time	· ·	2		μS
tpw	PGM Program Pulse Width	(Note 3)	95	105	μS
toE	Data Valid from C	ΣĒ		150	ns

### \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels	. 0.45 V to 2.4 V
Input Timing Reference Level	0.8 V to 2.0 V
Output Timing Reference Level	0.8 V to 2.0 V

### Notes:

- V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- This parameter is only sampled and is not 100% tested.
   Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100 μsec ± 5%.


# Atmel's 27LV020 Integrated Product Identification Code

	Pins				Hex					
Codes	AO	07	O6	O5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	0	1	1	0	86

Note: 1. The AT27LV020 has the same Product Identification Code as the AT27C020. Both are programming compatible

## **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{PGM}$  pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5 V and V<sub>PP</sub> is raised to 13.0 V. Each address is first programmed with one 100  $\mu s$   $\overline{PGM}$  pulse without verification. Then a verification/ reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V<sub>PP</sub> is then lowered to 5.0 V and V<sub>CC</sub> to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.







## **Ordering Information**

= Advance Information

tacc (ns)			Ordering Code	Package	Operation Range		
150	8	0.02	AT27LV020-15DC AT27LV020-15JC AT27LV020-15LC AT27LV020-15PC AT27LV020-15TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)		
150	10	0.02	AT27LV020-15DI AT27LV020-15JI AT27LV020-15LI AT27LV020-15PI AT27LV020-15TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)		
200	8	0.02	AT27LV020-20DC AT27LV020-20JC AT27LV020-20LC AT27LV020-20PC AT27LV020-20TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)		
200	10	0.02	AT27LV020-20DI AT27LV020-20JI AT27LV020-20LI AT27LV020-20PI AT27LV020-20TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)		
250	8	0.02	AT27LV020-25DC AT27LV020-25JC AT27LV020-25LC AT27LV020-25PC AT27LV020-25TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)		
250	10	0.02	AT27LV020-25DI AT27LV020-25JI AT27LV020-25LI AT27LV020-25PI AT27LV020-25TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)		

	Package Type		
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)		
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)		
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)		
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)		
32T	32 Lead, Plastic Thin Small Outline Package OTP (TSOP)		